$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Automatic data generation for self-test of cryptographic hash algorithms in personal security devices 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • H04K-001/00
  • H04L-009/28
출원번호 US-0521794 (1995-08-31)
발명자 / 주소
  • Childs Matthew H. (Arlington TX) Norcross Thomas M. (Arlington TX)
출원인 / 주소
  • National Semiconductor Corporation (Santa Clara CA 02)
인용정보 피인용 횟수 : 87  인용 특허 : 0

초록

According to the present invention, the solution includes the hardware hash algorithm block to automatically generate data to hash from its initialization values and to run unassisted instead of needing a continuous supply of additional input data. This approach according to the present invention so

대표청구항

A method of testing a hash circuit taking T M-bit message blocks serially as input and producing an H-bit message digest as output, the hash circuit including a data expansion circuit taking the M-bit message block as input and producing an E-bit expanded message block as output, the method comprisi

이 특허를 인용한 특허 (87)

  1. Bidan, Christophe; Naccache, David; Girard, Pierre; Guterman, Pascal; Rousseau, Ludovic, Access control to data processing means.
  2. Ramchandran, Amit, Adaptable datapath for a digital processing system.
  3. Ramchandran, Amit, Adaptable datapath for a digital processing system.
  4. Ramchandran, Amit, Adaptable datapath for a digital processing system.
  5. Ramchandran, Amit, Adaptable datapath for a digital processing system.
  6. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter J., Adaptive integrated circuitry with heterogeneous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements.
  7. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter J., Adaptive integrated circuitry with heterogeneous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements.
  8. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter James, Adaptive integrated circuitry with heterogeneous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements.
  9. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter James, Adaptive integrated circuitry with heterogenous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements.
  10. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter James, Adaptive processor for performing an operation with simple and complex units each comprising configurably interconnected heterogeneous elements.
  11. Master, Paul L.; Uvacek, Bohumir, Apparatus and method for adaptive multimedia reception and transmission in communication environments.
  12. Ober, Timothy; Reed, Peter; Doud, Robert W., Apparatus and method for implementing IPSEC transforms within an integrated circuit.
  13. Master, Paul L.; Smith, Stephen J.; Watson, John, Apparatus, method, system and executable module for configuration and operation of adaptive integrated circuitry having fixed, application specific computational elements.
  14. Master, Paul L.; Smith, Stephen J.; Watson, John, Apparatus, method, system and executable module for configuration and operation of adaptive integrated circuitry having fixed, application specific computational elements.
  15. Master, Paul L.; Smith, Stephen J.; Watson, John, Apparatus, method, system and executable module for configuration and operation of adaptive integrated circuitry having fixed, application specific computational elements.
  16. Master, Paul L.; Smith, Stephen J.; Watson, John, Apparatus, system and method for configuration of adaptive integrated circuitry having fixed, application specific computational elements.
  17. Master, Paul L.; Smith, Stephen J.; Watson, John, Apparatus, system and method for configuration of adaptive integrated circuitry having heterogeneous computational elements.
  18. Dulude Robert S. ; Musgrave Clyde, Biometric certificates.
  19. Musgrave Clyde, Biometric certifying authorities.
  20. Musgrave,Clyde, Biometric certifying authorities.
  21. Musgrave Clyde, Biometric watermarks.
  22. Colvin ; Sr. Bryan, Centralized secure communications system.
  23. Dworkin,James D.; Torla,Michael J., Circuit for generating hash values.
  24. Heidari, Ghobad; Chang, Kuor Hsin; Master, Paul L.; Hogenauer, Eugene B.; Scheuermann, Walter James, Communications module, device, and method for implementing a system acquisition function.
  25. Master, Paul L.; Watson, John, Configurable hardware based digital imaging apparatus.
  26. Scheuermann, W. James; Hogenauer, Eugene B., Control node for multi-core system.
  27. Kaplan, Michael M.; Ober, Timothy; Reed, Peter; Doud, Robert W., Cryptographic co-processor.
  28. Ober Timothy ; Reed Peter, Cryptographic key management scheme.
  29. Ober, Timothy; Reed, Peter, Cryptographic key management scheme.
  30. Harvey, Ian Nigel, Data storage and retrieval.
  31. Bronislav Kavsan, Extending crytographic services to the kernel space of a computer operating system.
  32. Furtek, Frederick Curtis; Master, Paul L., External memory controller.
  33. Furtek, Frederick Curtis; Master, Paul L., External memory controller node.
  34. Furtek, Fredrick Curtis; Master, Paul L., External memory controller node.
  35. Furtek, Fredrick Curtis; Master, Paul L., External memory controller node.
  36. Scheuermann,Walter James, Hardware implementation of the secure hash standard.
  37. Scheuermann, W. James; Hogenauer, Eugene B., Hardware task manager.
  38. Scheuermann, W. James; Hogenauer, Eugene B., Hardware task manager.
  39. Scheuermann, W. James; Hogenauer, Eugene B., Hardware task manager.
  40. Scheuermann, W. James; Hogenauer, Eugene B., Hardware task manager.
  41. Krishnamurthy, Sanjay M., Indexing XML documents efficiently.
  42. Lyle, James D., Integrated circuit having self test capability using message digest and method for testing integrated circuit having message digest generation circuitry.
  43. Kaplan Michael M. ; Ober Timothy ; Reed Peter, Kernel mode protection.
  44. Kaplan, Michael M.; Ober, Timothy; Reed, Peter, Kernel mode protection.
  45. Sambhwani, Sharad; Heidari, Ghobad, Low I/O bandwidth method and system for implementing detection and identification of scrambling codes.
  46. Sambhwani, Sharad; Heidari, Ghobad, Low I/O bandwidth method and system for implementing detection and identification of scrambling codes.
  47. Sambhwani,Sharad; Heidari,Ghobad, Low I/O bandwidth method and system for implementing detection and identification of scrambling codes.
  48. Rigg, Dana; Reyfman, Semyon; Raghavan, Mahesh; Cox, Kenneth; Mastellone, Mitch, Managing hierarchies of components.
  49. Schneider, James Paul, Method and apparatus for compound hashing via iteration.
  50. Yushiya, Akihiko, Method and apparatus for generating random number.
  51. Oxford, William V., Method and system for a recursive security protocol for digital copyright control.
  52. Oxford, William V., Method and system for a recursive security protocol for digital copyright control.
  53. Master, Paul L., Method and system for achieving individualized protected space in an operating system.
  54. Oxford, William V., Method and system for control of code execution on a general purpose computing device and control of code execution in a recursive security protocol.
  55. Oxford, William V., Method and system for control of code execution on a general purpose computing device and control of code execution in a recursive security protocol.
  56. Master, Paul L., Method and system for creating and programming an adaptive computing engine.
  57. Plunkett, Robert T.; Heidari, Ghobad; Master, Paul L., Method and system for managing hardware resources to implement system functions using an adaptive computing architecture.
  58. Plunkett, Robert T.; Heidari, Ghobad; Master, Paul L., Method and system for managing hardware resources to implement system functions using an adaptive computing architecture.
  59. Plunkett, Robert T.; Heidari, Ghobad; Master, Paul L., Method and system for managing hardware resources to implement system functions using an adaptive computing architecture.
  60. Plunkett, Robert T.; Heidari, Ghobad; Master, Paul L., Method and system for managing hardware resources to implement system functions using an adaptive computing architecture.
  61. Heddes, Marco C.; Jeffries, Clark Debs; Patel, Piyush Chunilal, Method and system for manipulating and telescoping a hash function.
  62. Oxford, William V., Method and system for process working set isolation.
  63. Scheuermann, W. James, Method and system for reconfigurable channel coding.
  64. Scheuermann, W. James, Method and system for reconfigurable channel coding.
  65. Scheuermann, W. James, Method and system for reconfigurable channel coding.
  66. Scheuermann, W. James, Method and system for reconfigurable channel coding.
  67. Timothy Ober ; Peter Reed, Method for expanding secure kernel program memory.
  68. Timothy Ober, Method of communicating securely between an application program and a secure kernel.
  69. Ober Timothy ; Reed Peter, Method of implementing a key recovery system.
  70. Ober, Timothy; Reed, Peter, Method of implementing a key recovery system.
  71. Buller, Darryl M., Method of testing a randomizer.
  72. Master,Paul L.; Hogenauer,Eugene; Wu,Bicheng William; Chuang,Dan MingLun; Freeman Benson,Bjorn, Method, system and program for developing and scheduling adaptive integrated circuity and corresponding control or configuration information.
  73. McElroy,Ciaran; Curran,Philip; Molina Navarro,Alberto, Processing of quinary data.
  74. Master, Paul L., Profiling of software and circuit designs utilizing data operation analyses.
  75. Craft, David J., Secure code authentication.
  76. Walker, Douglas Wayne; Mackey, Christopher David, Secure hashing device using multiple different SHA variants and related methods.
  77. Master,Paul L.; Watson,John, Storage and delivery of device features.
  78. Warren, Dean, Switch with adaptive address lookup hashing scheme.
  79. Musgrave Clyde ; Dulude Robert S., System and method for authenticating electronic transactions using biometric certificates.
  80. Ghose, Kanad, System and method for validating program execution at run-time using control flow signatures.
  81. Master, Paul L.; Watson, John, System for adapting device standards after manufacture.
  82. Master, Paul L.; Watson, John, System for authorizing functionality in adaptable hardware devices.
  83. Schimmel Curt F., System method and computer program product for dynamically sizing hash tables.
  84. Uner, Eric Ridvan; Kobrinetz, Anthony; Singer, Martin H.; Matthews, Joshua Scott; Leslie, Benjamin James, Systems and methods for enhanced security in wireless communication.
  85. Katragadda, Ramana; Spoltore, Paul; Howard, Ric, Task definition for specifying resource requirements.
  86. Üner, Eric Ridvan; Collins, Michael J.; Hunter, Kent H.; Rosenstengel, John E.; Sabin, James E.; Woods, Kevin S., Temporally isolating data accessed by a computing device.
  87. Achkar, Hani; Nedelkovski, Robert Douglas, Testing of embedded systems.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로