$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Barrier layer enhancement in metallization scheme for semiconductor device fabrication 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • H01L-021/28
  • H01L-021/288
출원번호 US-0544739 (1995-10-18)
발명자 / 주소
  • Lim Sheldon C. P. (Sunnyvale CA) Chu Stanley C. (Cupertino CA)
출원인 / 주소
  • North America Philips Corporation (New York NY 02)
인용정보 피인용 횟수 : 16  인용 특허 : 12

초록

The properties of a diffusion barrier material layer over a semiconductor substrate are enhanced in a simple and time-effective manner by immersing the substrate in an oxidizing liquid. For a titanium-tungsten barrier metal, a dip in nitric acid for 1-60 minutes provides the metal with an oxide laye

대표청구항

A method of fabricating a semiconductor device in a portion of a semiconductor substrate, the method comprising the step of forming an oxide layer on top of a barrier material layer of titanium-tungsten prior to depositing a further material layer over the oxide layer, wherein the oxide layer is for

이 특허에 인용된 특허 (12)

  1. Nishida Kenji (Inagi JPX), Crystal grain diffusion barrier structure for a semiconductor device.
  2. McDavid James M. (Dallas TX) Anderson Dirk N. (Plano TX), Integrated circuit metallization with reduced electromigration.
  3. Yen Yung-Chau (San Jose CA), Metallization technique for integrated circuit structures.
  4. Inoue Makoto (Yokohama JPX), Method for manufacturing an oxide of semiconductor.
  5. Lytle William H. (Chandler AZ), Method of chemically etching TiW and/or TiWN.
  6. Goda Takuji (Nishinomiya JPX) Nagayama Hirotsugu (Nishinomiya JPX) Kawahara Hideo (Toyonaka JPX), Method of depositing a silicon dioxide film.
  7. Van Oekel Jacques J. (Eindhoven NLX), Method of manufacturing a semiconductor device.
  8. Steinbrecher Lester (Southampton PA) Hall Wilbur S. (Plymouth Meeting PA), Process and composition for coating metals.
  9. Steinbrecher ; Lester ; Hall ; Wilbur S., Process for coating metals.
  10. Higuchi Toshihiko (Nagano JPX), Semiconductor device having a layer of titanium nitride on the side walls of contact holes and method of fabricating sam.
  11. Harper Guy A. (San Jose CA), System and method for depositing tungsten/titanium films.
  12. Smith Timothy J. C. (Colmar PA), Treatment of substrate prior to autodeposition.

이 특허를 인용한 특허 (16)

  1. Michael F. Stumborg ; Francisco Santiago ; Tak Kin Chu ; Kevin A. Boulais, Electronic devices with a barrier film and process for making same.
  2. Stumborg, Michael F.; Santiago, Francisco; Chu, Tak Kin; Boulais, Kevin A., Electronic devices with barium barrier film and process for making same.
  3. Stumborg, Michael F.; Santiago, Francisco; Chu, Tak Kin; Boulais, Kevin A., Electronic devices with cesium barrier film and process for making same.
  4. Stumborg Michael F. ; Santiago Francisco ; Chu Tak Kin ; Boulais Kevin A., Electronic devices with composite atomic barrier film and process for making same.
  5. Stumborg, Michael F.; Santiago, Francisco; Chu, Tak Kin; Boulais, Kevin A., Electronic devices with composite atomic barrier film and process for making same.
  6. Stumborg Michael F. ; Santiago Francisco ; Chu Tak Kin ; Boulais Kevin A., Electronic devices with rubidium barrier film and process for making same.
  7. Stumborg Michael F. ; Santiago Francisco ; Chu Tak Kin ; Boulais Kevin A., Electronic devices with strontium barrier film and process for making same.
  8. Stumborg Michael F. ; Santiago Francisco ; Chu Tak Kin ; Boulais Kevin A., Electronic devices with strontium barrier film and process for making same.
  9. En William G. ; Chan Darin A. ; Foote David K. ; Wang Fei ; Ngo Minh Van, Local interconnects for improved alignment tolerance and size reduction.
  10. En William George ; Mehta Sunil ; Wang Fei ; Logie Stewart Gordon, Method and system for providing electrical insulation for local interconnect in a logic circuit.
  11. Eric J. Woolsey ; Douglas G. Mitchell ; George F. Carney ; Francis J. Carney, Jr. ; Cary B. Powell, Method of manufacturing electronic components.
  12. Eric J. Woolsey ; Douglas G. Mitchell ; George F. Carney ; Francis J. Carney, Jr. ; Cary B. Powell, Method of manufacturing electronic components.
  13. William G. En ; Darin A. Chan ; David K. Foote ; Fei Wang ; Minh Van Ngo, Methods and arrangements for insulating local interconnects for improved alignment tolerance and size reduction.
  14. Nguyen Tue ; Charneski Lawrence J. ; Allen Lynn R., Oxidized diffusion barrier surface for the adherence of copper and method for same.
  15. Stumborg Michael F. ; Santiago Francisco ; Chu Tak Kin ; Boulais Kevin A., Process for making a semiconductor device with barrier film formation using a metal halide and products thereof.
  16. Stumborg Michael F. ; Santiago Francisco ; Chu Tak Kin ; Boulais Kevin A., Processes for making electronic devices with rubidum barrier film.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로