$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Reliability of metal leads in high speed LSI semiconductors using dummy vias 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • H01L-023/48
  • H01L-023/52
출원번호 US-0275570 (1994-07-15)
발명자 / 주소
  • Numata Ken (Dallas TX) Houston Kay L. (Richardson TX)
출원인 / 주소
  • Texas Instruments Incorporated (Dallas TX 02)
인용정보 피인용 횟수 : 83  인용 특허 : 7

초록

A semiconductor device (and method of manufacturing thereof) having metal leads (114+130) with improved reliability, comprising metal leads (114+130) on a substrate 112, a low-dielectric constant material (116) at least between the metal leads (114+130), and dummy vias (122+134) in contact with the

대표청구항

A semiconductor device having metal leads with improved reliability, comprising: a substrate; at least two metal leads on said substrate; a first insulating layer comprising a low-dielectric constant material between said metal leads, said low-dielectric constant material having a dielectric constan

이 특허에 인용된 특허 (7)

  1. Thomas Michael E. (Cupertino CA) Chinn Jeffrey D. (Foster City CA), High performance interconnect system for an integrated circuit.
  2. Kaanta Carter W. (Colchester VT) Roberts Stanley (Burlington VT), Method for providing improved insulation in VLSI and ULSI circuits.
  3. Fitch Jon T. (Austin TX) Maniar Papu (Austin TX) Witek Keith E. (Austin TX) Gelatos Jerry (Austin TX) Moazzami Reza (Austin TX) Ajuria Sergio A. (Austin TX), Method of forming a semiconductor structure having an air region.
  4. Inoue Tomotoshi (Kanagawa JPX) Terada Toshiyuki (Tokyo JPX) Tomita Kenichi (Kanagawa JPX), Semiconductor device having an improved air-bridge lead structure.
  5. Sakamoto Mitsuru (Tokyo JPX) Hamano Kuniyuki (Tokyo JPX), Semiconductor device having multilayered wiring structure with a small parasitic capacitance.
  6. Tomita, Kenichi; Inoue, Tomotoshi; Terada, Toshiyuki, Semiconductor integrated circuit device having a hollow multi-layered lead structure.
  7. Flagello Donis G. (Ridgefield CT) Wilczynski Janusz S. (Ossining NY) Witman David F. (Pleasantville NY), Simultaneous multiple level interconnection process.

이 특허를 인용한 특허 (83)

  1. Liu Erzhuang,SGX, Air gap formation for high speed IC processing.
  2. Duncombe, Peter Richard; Edelstein, Daniel Charles; Laibowitz, Robert Benjamin; Neumayer, Deborah Ann; Ning, Tak Hung; Rosenberg, Robert; Shaw, Thomas Mcarraoll, BEOL decoupling capacitor.
  3. Ju-Hoon Yoon KR; Dae-Byung Kang KR, Circuit pattern tape for wafer-scale production of chip size semiconductor packages.
  4. Akram Salman, Conductive bumps on die for flip chip application.
  5. Farrar Paul A., Copper metallurgy in integrated circuits.
  6. Farrar, Paul A., Copper metallurgy in integrated circuits.
  7. Stamper Anthony K. ; McGahay Vincent J., Damascene etchback for low .epsilon. dielectric.
  8. White, David, Dummy fill for integrated circuits.
  9. You Lu ; Chan Simon S. ; Yang Kai, Dummy patterning for semiconductor manufacturing processes.
  10. Farrar,Paul A., Electronic apparatus having a core conductive structure within an insulating layer.
  11. Yamazaki Shunpei,JPX ; Koyama Jun,JPX ; Teramoto Satoshi,JPX, Electronic device and integrated circuit.
  12. Farrar Paul A., Forming submicron integrated-circuit wiring from gold, silver, copper, and other metals.
  13. Zhu, Huilong, High quality electrical contacts between integrated circuit chips.
  14. Zhu, Huilong, High quality electrical contacts between integrated circuit chips.
  15. Jeng Shin-Puu ; Chang Mi-Chang, Highly thermally conductive interconnect structure for intergrated circuits.
  16. Farrar,Paul A., Hplasma treatment.
  17. Farrar Paul A., Integrated circuit with oxidation-resistant polymeric layer.
  18. Wang, Shi-Qing; Chung, Henry; Lin, James, Integrated circuits with multiple low dielectric-constant inter-metal dielectrics.
  19. Feurle Robert,DEX ; Schneider Helmut,DEX, Integrated semiconductor circuit configuration having stabilized conductor tracks.
  20. Hasegawa Toshiaki,JPX, Interlayer insulating film for semiconductor device.
  21. Pai Deepak K. ; Denny Ronald R. ; Chevalier Jeanne M. ; Schwartz ; III George F. ; Webster Clark F. ; Lufkin Robert M. ; Krinke Terrance A., Laminated multilayer substrates.
  22. Wang, Fei; Kai, James K.; Hui, Angela T., Low K dielectic etch in high density plasma etcher.
  23. Kurashima, Nobuyuki; Minamihaba, Gaku; Fukushima, Dai; Tateyama, Yoshikuni; Yano, Hiroyuki, Manufacturing method of a semiconductor device.
  24. Kurashima, Nobuyuki; Minamihaba, Gaku; Fukushima, Dai; Tateyama, Yoshikuni; Yano, Hiroyuki, Manufacturing method of a semiconductor device.
  25. Farrar, Paul A., Mask on a polymer having an opening width less than that of the opening in the polymer.
  26. Greco, Nancy Anne; Harame, David Louis; Hueckel, Gary Robert; Kocis, Joseph Thomas; Ngoc, Dominique Nguyen; Stein, Kenneth Jay, Metal-insulator-metal capacitor.
  27. Greco, Nancy Anne; Harame, David Louis; Hueckel, Gary Robert; Kocis, Joseph Thomas; Ngoc, Dominique Nguyen; Stein, Kenneth Jay, Metal-insulator-metal capacitor.
  28. Christopher H. Raeder, Method and product for improved use of low k dielectric material among integrated circuit interconnect structures.
  29. Shue, Shau-Lin; Tsai, Ming-Hsin, Method for integrating low-K materials in semiconductor fabrication.
  30. Ju-Hoon Yoon KR; Woo-Hyun Kong KR; Chang-Bok Lee KR; Sung-Jin Yang KR, Method for laminating circuit pattern tape on semiconductor wafer.
  31. Ahn,Kie Y.; Forbes,Leonard, Method for making integrated circuits.
  32. Takeshita, Kazuhiro; Nagashima, Shinji; Muramatsu, Makoto; Mizutani, Yoji; Yano, Kazutoshi; Katayama, Kyoshige, Method of coating film, coating unit, aging unit, solvent replacement unit, and apparatus for coating film.
  33. Takeshita, Kazuhiro; Nagashima, Shinji; Muramatsu, Makoto; Mizutani, Yoji; Yano, Kazutoshi; Katayama, Kyoshige, Method of coating film, coating unit, aging unit, solvent replacement unit, and apparatus for coating film.
  34. Takeshita,Kazuhiro; Nagashima,Shinji; Muramatsu,Makoto; Mizutani,Yoji; Yano,Kazutoshi; Katayama,Kyoshige, Method of coating film, coating unit, aging unit, solvent replacement unit, and apparatus for coating film.
  35. Higashi, Kazuyuki; Matsunaga, Noriaki, Method of manufacturing a semiconductor device having a ground plane.
  36. Bombardier, Susan G.; Feeney, Paul M.; Geffken, Robert M.; Horak, David V.; Rutten, Matthew J., Method of reducing planarization defects.
  37. Ahn, Kie Y.; Forbes, Leonard, Methods and apparatus for making integrated-circuit wiring from copper, silver, gold, and other metals.
  38. Ahn, Kie Y.; Forbes, Leonard, Methods and apparatus for making integrated-circuit wiring from copper, silver, gold, and other metals.
  39. Ahn,Kie Y.; Forbes,Leonard, Methods and apparatus for making integrated-circuit wiring from copper, silver, gold, and other metals.
  40. Borst, Christopher Lyle; Tsao, Alwin J.; Strong, Bobby David; Russell, Noel, Methods and semiconductor devices with wiring layer fill structures to improve planarization uniformity.
  41. Smith, Taber H.; Mehrotra, Vikas; White, David, Methods and systems for implementing dummy fill for integrated circuits.
  42. Etcheberrigaray, Rene; Alkon, Daniel L., Methods for Alzheimer'S disease treatment and cognitive enhancement.
  43. Alkon, Daniel, Methods for Alzheimer's Disease treatment and cognitive enhancement.
  44. Alkon, Daniel, Methods for Alzheimer's disease treatment and cognitive enhancement.
  45. Etcheberrigaray, Rene; Alkon, Daniel L., Methods for Alzheimer's disease treatment and cognitive enhancement.
  46. Ahn,Kie Y.; Forbes,Leonard, Methods for making copper and other metal interconnections in integrated circuits.
  47. Sakao Masato,JPX, Miniaturized contact in semiconductor substrate and method for forming the same.
  48. Iwasaki, Akihisa; Takahashi, Michiya; Ueki, Akira; Chida, Chikako; Motojima, Dai, Multilayer interconnects with an extension part.
  49. Ahn,Kie Y.; Forbes,Leonard, Multilevel copper interconnects with low-k dielectrics and air gaps.
  50. Ahn,Kie Y.; Forbes,Leonard, Multilevel copper interconnects with low-k dielectrics and air gaps.
  51. Dirahoui Bachir ; Edelstein Daniel C. ; Greenlese Robert C. ; Jones Harris C., Planar integrated circuit interconnect.
  52. Bachir Dirahoui ; Daniel C. Edelstein ; Robert C. Greenlese ; Harris C. Jones, Process for making a planar integrated circuit interconnect.
  53. Alkon, Daniel L., Protein synthesis required for long-term memory is induced by PKC activation on days preceding associative learning.
  54. Ahn,Kie Y.; Forbes,Leonard, Selective electroless-plated copper metallization.
  55. Ishibashi Yutaka,JPX, Semiconductor device and method for manufacturing the same.
  56. Ishibashi Yutaka,JPX, Semiconductor device and method for manufacturing the same, and semiconductor memory device and method for manufacturing the same.
  57. Ohmi, Tadahiro, Semiconductor device and multilayer wiring board.
  58. Kurashima,Nobuyuki; Minamihaba,Gaku; Fukushima,Dai; Tateyama,Yoshikuni; Yano,Hiroyuki, Semiconductor device containing a dummy wire.
  59. Walter, Wolfgang, Semiconductor device test structures and methods.
  60. Walter, Wolfgang, Semiconductor device test structures and methods.
  61. Walter, Wolfgang; Koller, Klaus, Semiconductor device test structures and methods.
  62. Walter, Wolfgang; Koller, Klaus, Semiconductor device test structures and methods.
  63. Walter, Wolfgang; Koller, Klaus, Semiconductor device test structures and methods.
  64. Ohmi Tadahiro,JPX ; Tsubouchi Kazuo,JPX ; Takewaki Toshiyuki,JPX, Semiconductor device with enhanced thermal conductivity.
  65. Motsiff, William T.; Shapiro, Michael J., Semiconductor device with internal heat dissipation.
  66. Hayashi Yoshihiro,JPX ; Onodera Takahiro,JPX, Semiconductor integrated circuit device having minature multi-level wiring structure low in parasitic capacitance.
  67. David B. Slater, Jr. ; Lori A. Lipkin ; Alexander A. Suvorov ; John W. Palmour, Silicon carbide CMOS devices.
  68. Pan Chuanbin ; Chiang Chien, Silicon-rich block copolymers to achieve unbalanced vias.
  69. Kuriyama,Toshihiro, Solid-state imaging device.
  70. Takeshita Kazuhiro,JPX ; Nagashima Shinji,JPX ; Muramatsu Makoto,JPX ; Mizutani Yoji,JPX ; Yano Kazutoshi,JPX ; Katayama Kyoshige,JPX, Spin coating apparatus including aging unit and solvent replacement unit.
  71. Farrar, Paul A., Structures and methods to enhance copper metallization.
  72. Farrar, Paul A., Structures and methods to enhance copper metallization.
  73. Farrar, Paul A., Structures and methods to enhance copper metallization.
  74. Farrar,Paul A., Structures and methods to enhance copper metallization.
  75. Farrar,Paul A., Structures and methods to enhance copper metallization.
  76. Keith Brankner ; Kenneth D. Brennan ; Yvette Shaw, Technique for intralevel capacitive isolation of interconnect paths.
  77. McLaughlin,Paul S.; Sullivan,Timothy D.; Wang,Ping Chuan, Test structure for locating electromigration voids in dual damascene interconnects.
  78. Zohar, Ofer; Alkon, Daniel L., Therapeutic effects of bryostatins, bryologs, and other related substances on head trauma-induced memory impairment and brain injury.
  79. Lin, Mou-Shiung, Top layers of metal for high performance IC's.
  80. Lin, Mou-Shiung, Top layers of metal for high performance IC's.
  81. Lin, Mou-Shiung, Top layers of metal for high performance IC's.
  82. Sun, Miao-Kun; Alkon, Daniel L, Treatment of depressive disorders.
  83. Sun, Miao-Kun; Alkon, Daniel L.; Nelson, Thomas J., Treatment of depressive disorders.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로