$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Printed circuit board and heat sink arrangement 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • H05K-007/20
출원번호 US-0601671 (1996-02-15)
발명자 / 주소
  • Katchmar Roman (Ottawa CAX)
출원인 / 주소
  • Northern Telecom Limited (Montreal CAX 03)
인용정보 피인용 횟수 : 59  인용 특허 : 0

초록

Making a heat sink and printed circuit board assembly by providing a heat exchange element on the heat sink which lies in heat exchange contact with the heat sink and passes therethrough. After locating the board and heat sink in relative positions apart and with the heat exchange element aligned wi

대표청구항

A printed circuit board and heat sink structure assembly comprising: a structure of a printed circuit board and an electronic component mounted upon a first side of the printed circuit board; a heat sink structure with a hole defined through the heat sink structure; the two structures disposed face-

이 특허를 인용한 특허 (59)

  1. Puzella, Angelo M.; Dupuis, Patricia S.; Lemmler, Craig C.; Bozza, Donald A.; Bellahrossi, Kassam K.; Robbins, James A.; Francis, John B., Active electronically scanned array (AESA) card.
  2. Dibene, II, Joseph T.; Hartke, David H.; Derian, Edward J.; Hoge, Carl E.; Broder, James M.; San Andres, Jose B.; Riel, Joseph S., Apparatus for delivering power to high performance electronic assemblies.
  3. Joseph Ted Dibene, II ; David H. Hartke ; James Hjerpe Kaskade ; Carl E. Hoge, Apparatus for providing power to a microprocessor with integrated thermal and EMI management.
  4. Weber Bernd,DEX ; Hofsaess Dietmar,DEX ; Butschkau Werner,DEX ; Dittrich Thomas,DEX ; Schiefer Peter,DEX, Arrangement including a substrate for power components and a heat sink, and a method for manufacturing the arrangement.
  5. Paquette, Jeffrey; Cheyne, Scott R.; Ellsworth, Joseph R., Assembly to provide thermal cooling.
  6. Boyce, Martin J., Circuit board assembly for welding power supply.
  7. Ian P. Shaeffer ; Everett Basham, Connection block for interfacing a plurality of printed circuit boards.
  8. Danello, Paul A.; Cheyne, Scott R.; Ellsworth, Joseph R.; Tellinghuisen, Thomas J., Cooling active circuits.
  9. Cheyne, Scott R.; Paquette, Jeffrey; Ackerman, Mark, Cooling of coplanar active circuits.
  10. Tissot, Serge; Demonchaux, Thierry; Oconte, Philippe; Vanneuville, Guy, Device for cooling an electronic card by conduction comprising heat pipes, and corresponding method of fabrication.
  11. Hamilton Roger Duane ; Kang Sukhvinder Singh, Dual heat sink assembly for cooling multiple electronic modules.
  12. Martin, Gerard-Marie, Electronic assembly comprising a sole plate forming a heat sink.
  13. Mandel, Larry M, Electronic assembly for removing heat from a flip chip.
  14. Wakana, Yoshinori; Igarashi, Takeshi; Kameshiro, Yasuro; Hattori, Takashi; Kamoshida, Masaru, Electronic control device.
  15. Oota, Shinsuke; Saitou, Mitsuhiro; Oohashi, Yutaka, Electronic control unit and method of manufacturing the same.
  16. Herbert, Edward, Flexible heat sinks and method of attaching flexible heat sinks.
  17. Tseng, Chun Fa; Yang, Chi Hsueh; Huang, Yu Nien, Heat dissipation module.
  18. Butterbaugh Matthew Allen ; Hamilton Roger Duane ; Kang Sukhvinder Singh, Heat sink assembly for cooling electronic modules.
  19. Paquette, Jeffrey; Cheyne, Scott R.; Ellsworth, Joseph R.; Martinez, Michael P.; Trahan, Michael R., Heat sink interface having three-dimensional tolerance compensation.
  20. Tobin Thomas M. ; Schultheis Gary Robert, Heat sink structure for fast network hubs.
  21. Yoshizumi, Takahisa; Hoshiyama, Naoto, Heat-transfer plate, heat-transfer plate module, and submarine apparatus.
  22. Hartke, David H.; DiBene, II, Joseph Ted, Integrated power delivery with flex circuit interconnection for high density power circuits for integrated circuits and systems.
  23. Dibene ; II Joseph Ted ; Hartke David, Inter-circuit encapsulated packaging.
  24. Joseph Ted DiBene, II ; David Hartke, Inter-circuit encapsulated packaging for power delivery.
  25. Lynch, Fernando; Steedly, James; Bremser, Michael; Kohan, Kamran; Kean, Johnny, LED-based light engine having thermally insulated zones.
  26. Hashemi Hassan S., Leadless chip carrier design and structure.
  27. Hashemi, Hassan S., Leadless chip carrier design and structure.
  28. Megahed, Mohamed; Hashemi, Hassan S., Leadless chip carrier with embedded inductor.
  29. Hashemi, Hassan S., Leadless flip chip carrier design and structure.
  30. DiBene, II, Joseph Ted; Hartke, David H., Method and apparatus for providing power to a microprocessor with integrated thermal and EMI management.
  31. DiBene, II,Joseph T.; Hartke,David H.; Kaskade,James J. Hjerpe; Hoge,Carl E., Method and apparatus for providing power to a microprocessor with integrated thermal and EMI management.
  32. Roman M. Katchmar CA, Method and device for heat dissipation in an electronics system.
  33. DiBene, II,Joseph T.; Derian,Edward J., Micro-spring interconnect systems for low impedance high power applications.
  34. Ellsworth, Joseph R.; Martinez, Michael P.; McCordic, Craig H.; Paquette, Jeffrey; Cheyne, Scott R., Modular architecture for scalable phased array radars.
  35. Ellsworth, Joseph R.; Martinez, Michael P.; McCordic, Craig H.; Paquette, Jeffrey; Cheyne, Scott R., Modular architecture for scalable phased array radars.
  36. Yamanaka, Yasunori, Mounting structure for power module, and motor controller including the same.
  37. Kenji Koya JP, Multilayer printed wiring board provided with injection hole for thermally conductive filler.
  38. Puzella, Angelo M; Licciardello, Joseph A.; Dupuis, Patricia S.; Francis, John B.; Komisarek, Kenneth S.; Bozza, Donald A.; Alm, Roberto W., Panel array.
  39. Katchmar Roman,CAX, Printed circuit board and heat sink arrangement.
  40. Butterbaugh Matthew Allen ; Hamilton Roger Duane ; Kang Sukhvinder Singh, Push pin assembly for heat sink for cooling electronic modules.
  41. Puzella, Angelo M.; Crowder, Joseph M.; Dupuis, Patricia S.; Fallica, Michael C.; Francis, John B.; Licciardello, Joseph A., Radio frequency interconnect circuits and techniques.
  42. Strickland, Peter Charles; Borysenko, Sergiy; Jessup, Bradley, Reduced thermal transfer to Peltier cooled FETs.
  43. Strickland, Peter Charles; Borysenko, Sergiy; Jessup, Bradley, Reduced thermal transfer to Peltier cooled FETs.
  44. Hartke, David H.; DiBene, II, J. Ted, Right-angle power interconnect electronic packaging assembly.
  45. Sato, Takato; Onishi, Yukio; Kono, Hiroyuki; Yoshizawa, Hiroaki; Watari, Toshio; Yamasaki, Hiromi, Semiconductor device.
  46. Derian, Edward J.; DiBene, II, Joseph Ted; Hartke, David H., Separable power delivery connector.
  47. Hashemi, Hassan S.; Cote, Kevin, Structure and method for fabrication of a leadless chip carrier.
  48. Coccioli, Roberto; Megahed, Mohamed; Hashemi, Hassan S., Structure and method for fabrication of a leadless chip carrier with embedded antenna.
  49. Hashemi, Hassan S.; Cote, Kevin J., Structure and method for fabrication of a leadless multi-die carrier.
  50. Ma, Qing; Maveety, Jim; Tran, Quan, Structure for reducing die corner and edge stresses in microelectronic packages.
  51. Dibene, II, Joseph Ted; Hartke, David H.; Hoge, Carl E.; Derian, Edward J., System and method for processor power delivery and thermal management.
  52. Brandon, Mark A.; Canfield, Shawn; Edwards, David L.; Genest, Robert R.; Kemink, Randall G.; Mullady, Robert K.; Torok, John G., System to improve an in-line memory module.
  53. Brandon, Mark A.; Canfield, Shawn; Edwards, David L.; Genest, Robert R.; Kemink, Randall G.; Mullady, Robert K.; Torok, John G., System to improve an in-line memory module.
  54. DeVeau George Frank ; Li Daren, Thermal housing for optical circuits.
  55. Wu, Chun-Ming; Yu, Ming-Han, Thermal module structure.
  56. Paquette, Jeffrey; Cheyne, Scott R., Translating hinge.
  57. Paquette, Jeffrey; Cheyne, Scott R., Translating hinge.
  58. Puzella, Angelo M.; Bozza, Donald A.; Robbins, James A.; Francis, John B., Transmit/receive daughter card with integral circulator.
  59. Dibene, II, Joseph Ted; Hartke, David H.; Hoge, Carl E.; Derian, Edward J., Ultra-low impedance power interconnection system for electronic packages.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로