$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Concurrent electronic circuit design and implementation 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • G06F-017/50
출원번호 US-0625480 (1996-03-29)
발명자 / 주소
  • Lawman Gary R. (San Jose CA) Wells Robert W. (Cupertino CA)
출원인 / 주소
  • Xilinx, Inc. (San Jose CA 02)
인용정보 피인용 횟수 : 121  인용 특허 : 0

초록 ▼

A system for providing real time design feedback to a user of a data processing system for designing an electronic circuit includes a display system, a graphical, textual or mixed user input process which displays user input on the display system for designing an electronic circuit, and an implement

대표청구항 ▼

In a data processor including a display system, a user input process which displays user input on the display system for designing an electronic circuit, and an implementation process which generates an implementation of the electronic circuit on a selected programmable logic device by performing a

이 특허를 인용한 특허 (121)

  1. Shapiro Boris,ILX, Apparatus and method for designing and performing a process such as a manufacturing process.
    상세보기
  2. Mar, Monte, Apparatus and method for programmable power management in a programmable analog circuit block.
    상세보기
  3. Prakash,Shiv; Bowyer,Bryan Darrell; Gutberlet,Peter Pius, Array transformation in a behavioral synthesis tool.
    상세보기
  4. Ogami, Kenneth Y.; Pleis, Matthew A., Automatic API generation to functional PSoC blocks.
    상세보기
  5. Ogami,Kenneth Y.; Pleis,Matthew A., Automatic application programming interface (API) generation for functional blocks.
    상세보기
  6. Sullam, Bert; Kutz, Harold; Mar, Monte; Thiagaragen, Eashwar; Williams, Timothy; Wright, David G., Autonomous control in a programmable system.
    상세보기
  7. Karchmer, David; Stellenberg, Daniel S., Behaviorial digital simulation using hybrid control and data flow representations.
    상세보기
  8. Roe, Steve; Nemecek, Craig, Breakpoint control in an in-circuit emulation system.
    상세보기
  9. Wright, David G.; Williams, Timothy J., Circuit and method for improving the accuracy of a crystal-less oscillator having dual-frequency modes.
    상세보기
  10. Synder, Warren; Sullam, Bert, Clock driven dynamic datapath chaining.
    상세보기
  11. Nemecek, Craig, Conditional branching in an in-circuit emulation system.
    상세보기
  12. Best, Andrew; Ogami, Kenneth; Zhaksilikov, Marat, Configuration of programmable IC design elements.
    상세보기
  13. Horiuchi, Yoshio, Controlling display of a plurality of windows.
    상세보기
  14. Southgate Timothy J. ; Wenzler Michael, Design file templates for implementation of logic designs.
    상세보기
  15. Miyazaki, Ko; Eguchi, Kazuhiko; Tanimoto, Tadaaki, Design method for logic circuit, design support system for logic circuit and readable media.
    상세보기
  16. Synder, Warren; Sullam, Bert, Dynamically configurable and re-configurable data path.
    상세보기
  17. Markov Lev A., Electronic design creation through architectural exploration.
    상세보기
  18. Nemecek, Craig; Roe, Steve, External interface for event architecture.
    상세보기
  19. Wheeler,William R.; Adiletta,Matthew J., Gate estimation process and method.
    상세보기
  20. Wheeler,William R.; Adiletta,Matthew J., Generating a logic design.
    상세보기
  21. Southgate Timothy J. ; Wenzler Michael, Graphic editor for block diagram level design of circuits.
    상세보기
  22. Southgate, Timothy J.; Wenzler, Michael, Graphic editor for block diagram level design of circuits.
    상세보기
  23. Pleis, Mathew A; Ogami, Kenneth Y; Zhaksilikov, Marat, Graphical user interface for dynamically reconfiguring a programmable device.
    상세보기
  24. Pleis, Matthew A.; Ogami, Kenneth Y.; Zhaksilikov, Marat, Graphical user interface for dynamically reconfiguring a programmable device.
    상세보기
  25. Anderson, Doug, Graphical user interface with user-selectable list-box.
    상세보기
  26. Lawman Gary R., HDL design entry with annotated timing.
    상세보기
  27. Heimlich Michael C. ; St. Hilaire Kenneth R., Hierarchical adaptive state machine for emulating and augmenting software.
    상세보기
  28. Nemecek, Craig; Roe, Steve, In-circuit emulator and pod synchronized boot.
    상세보기
  29. Rosedale,Philip, Input and feedback system.
    상세보기
  30. Seguine, Dennis R., Input/output multiplexer bus.
    상세보기
  31. Sequine, Dennis R., Input/output multiplexer bus.
    상세보기
  32. Guccione Steven A., Interactive dubug tool for programmable circuits.
    상세보기
  33. Bowyer, Bryan Darrell; Gutberlet, Peter Pius; Waters, Simon Joshua, Interactive interface resource allocation in a behavioral synthesis tool.
    상세보기
  34. Bowyer,Bryan Darrell; Gutberlet,Peter Pius; Waters,Simon Joshua, Interactive interface resource allocation in a behavioral synthesis tool.
    상세보기
  35. McConaghy, Trent Lorne; Breen, Kristopher; Gupta, Amit; Callele, David; Dyck, Jeffrey; Cazabon, Charles; Cooper, Joel; Rusaw, Shawn, Interactive schematic for use in analog, mixed-signal, and custom digital circuit design.
    상세보기
  36. Furukawa, Eiji, Logic diagram display method, program, and apparatus.
    상세보기
  37. Wheeler,William R.; Fennell,Timothy J.; Adiletta,Matthew J., Logic simulation.
    상세보기
  38. Yu, Henry; Zacher, Darren; Chitnis, Mandar; Joshi, Varad; Khanna, Anil, Managing and controlling the use of hardware resources on integrated circuits.
    상세보기
  39. Yu, Henry; Zacher, Darren; Chitnis, Mandar; Joshi, Varad; Khanna, Anil, Managing and controlling the use of hardware resources on integrated circuits.
    상세보기
  40. Yu, Henry; Zacher, Darren; Chitnis, Mandar; Joshi, Varad; Khanna, Anil, Managing and controlling the use of hardware resources on integrated circuits.
    상세보기
  41. Hakewill, James Robert-Howard; Khan, Mohammed Noshad; Plowman, Edward, Managing the configuration and functionality of a semiconductor design.
    상세보기
  42. Lawman Gary R. ; Linoff Joseph D. ; Wasson Stephen L., Memory map computer control system for programmable ICS.
    상세보기
  43. Southgate Timothy J., Method and apparatus for automated circuit design.
    상세보기
  44. Dockser Kenneth A. ; Ehmann Gregory E., Method and apparatus for efficiently implementing complex function blocks in integrated circuit designs.
    상세보기
  45. Chen Benjamin ; Macliesh Peter ; Wang Albert, Method and apparatus for entry of timing constraints.
    상세보기
  46. Davidson, Scott A.; Mickelson, Steven C.; Sarkinen, Gregg T.; Sarkinen, Scott A.; Sigel, Robert W., Method and apparatus for graphically programming a programmable circuit.
    상세보기
  47. Hannan, Pete J.; Skowronski, Frank P.; Schreiber, Jeremy; Krug, Cory P.; Snyder, Timothy R., Method and apparatus for providing timing information while designing a multi-cell circuit.
    상세보기
  48. Durrill,Steve; Kohli,Vikas, Method and apparatus for table and HDL based design entry.
    상세보기
  49. Hanna, Stephen Dale, Method and apparatus for tracing hardware states using dynamically reconfigurable test circuits.
    상세보기
  50. Billups ; III James T., Method and system for a unified process automation software system.
    상세보기
  51. Mason Martin T. ; Evans Scott C. ; Aranake Sandeep S., Method and system for configuring an array of logic devices.
    상세보기
  52. McGowan, Miles P.; McCracken, Thaddeus Clay; Jarosz, Joseph P.; Ng, Jeffrey Kim, Method and system for determining configurations.
    상세보기
  53. McCracken, Thaddeus Clay; McGowan, Miles P, Method and system for mapping memory when selecting an electronic product.
    상세보기
  54. Sanders,Lester S., Method and system for re-targeting integrated circuits.
    상세보기
  55. Gristede George D. ; Hwang Wei ; Tretz Christophe Robert, Method and system for selecting sizes of components for integrated circuits.
    상세보기
  56. Lawman Gary R. ; Linoff Joseph D. ; Wells Robert W., Method for configuring circuits over a data communications link.
    상세보기
  57. Lawman Gary R. ; Linoff Joseph D. ; Wells Robert W., Method for configuring circuits over a data communications link.
    상세보기
  58. Jain Gitu, Method for controlling power and slew in a programmable logic device.
    상세보기
  59. Perry,Jeffrey Robert; Garrison,Martin; Nguyen,Khang; Levin,Richard; Garrett,Wanda Carol; Gibson,Phillip; Lee,Benjamin H., Method for creating, modifying, and simulating electrical circuits over the internet.
    상세보기
  60. Ternulf,Yngve; Pourmakhdomi,Shahram; Otreus,Finn, Method for inserting objects into a working area in a computer application.
    상세보기
  61. Goodnow,Kenneth J.; Ogilvi챕,Clarence R.; Reynolds,Christ pher B.; Smith,Jack R.; Ventrone,Sebastian T., Method for modifying the behavior of a state machine.
    상세보기
  62. Perrin, Jon; Seguine, Dennis, Method for parameterizing a user module.
    상세보기
  63. Southgate Timothy J., Method for providing remote software technical support.
    상세보기
  64. Southgate Timothy J., Methods and apparatus for simulating a portion of a circuit design.
    상세보기
  65. McElvain,Kenneth S.; Erickson,Robert, Methods and apparatuses for designing integrated circuits (ICs) with optimization at register transfer level (RTL) amongst multiple ICs.
    상세보기
  66. Snyder, Warren S.; Mar, Monte, Microcontroller programmable system on a chip.
    상세보기
  67. Snyder, Warren S.; Mar, Monte, Microcontroller programmable system on a chip.
    상세보기
  68. Snyder, Warren S.; Mar, Monte, Microcontroller programmable system on a chip.
    상세보기
  69. Snyder, Warren, Microcontroller programmable system on a chip with programmable interconnect.
    상세보기
  70. Snyder, Warren S, Microcontroller programmable system on a chip with programmable interconnect.
    상세보기
  71. McDonald, John; Pearson, Jon; Ogami, Kenneth; Anderson, Doug, Model for a hardware device-independent method of defining embedded firmware for programmable systems.
    상세보기
  72. McDonald, John; Pearson, Jon; Ogami, Kenneth; Anderson, Doug, Model for a hardware device-independent method of defining embedded firmware for programmable systems.
    상세보기
  73. Wheeler,William R.; Adiletta,Matthew J.; Clark,Christopher; Fennel,Timothy J., Model-based logic design.
    상세보기
  74. Wheeler,William R.; Fennell,Timothy J., Modeling a logic design.
    상세보기
  75. Wolrich,Gilbert; Adiletta,Matthew J.; Gorius,Aaron; Hooper,Donald F.; Carrigan,Douglass; Vora,Chandra, Network device switch.
    상세보기
  76. Kutz, Harold, Numerical band gap.
    상세보기
  77. Snyder, Warren S.; Mar, Monte, PSOC architecture.
    상세보기
  78. Snyder, Warren; Mar, Monte, PSOC architecture.
    상세보기
  79. Snyder, Warren S.; Mar, Monte, PSoC architecture.
    상세보기
  80. Snyder, Warren S.; Mar, Monte, PSoC architecture.
    상세보기
  81. Scepanovic Ranko ; Andreev Alexander E.,RUX ; Pavisic Ivan, Parallel processing of Integrated circuit pin arrival times.
    상세보기
  82. Ogami, Kenneth Y., Power management architecture, method and configuration system.
    상세보기
  83. Ogami, Kenneth Y., Power management architecture, method and configuration system.
    상세보기
  84. Drury, Adrian; Baeckler, Gregg William, Preemptively generating statistical feedback on a design file and presenting the feedback in an input context.
    상세보기
  85. Snyder, Warren, Programmable microcontroller architecture.
    상세보기
  86. Snyder, Warren; Mar, Monte, Programmable microcontroller architecture(mixed analog/digital).
    상세보기
  87. Snyder, Warren; Mar, Monte, Programmable microcontroller architecture(mixed analog/digital).
    상세보기
  88. Thiagarajan, Eashwar; Sivadasan, Mohandas Palatholmana; Rohilla, Gajender; Kutz, Harold; Mar, Monte, Programmable sigma-delta analog-to-digital converter.
    상세보기
  89. Snyder, Warren; Maheshwari, Dinesh; Ogami, Kenneth; Hastings, Mark, Providing hardware independence to automate code generation of processing device firmware.
    상세보기
  90. John Morelli ; H. Richard Kendall, Reconfigurable logic for a computer.
    상세보기
  91. Pleis, Matthew A.; Sullam, Bert; Lesher, Todd, Reconfigurable testing system and method.
    상세보기
  92. Fennell, Timothy J.; Wheeler, William R., Representing a simulation model using a hardware configuration database.
    상세보기
  93. Lawman Gary R., Schematic design entry with annotated timing.
    상세보기
  94. Wheeler,William R.; Adiletta,Matthew J., Simulating a logic design.
    상세보기
  95. Nemecek, Craig, Sleep and stall in an in-circuit emulation system.
    상세보기
  96. Kodosky, Jeffrey L.; Andrade, Hugo; Odom, Brian Keith; Butler, Cary Paul; Mihal, Andrew, System and method for configuring a programmable hardware instrument to perform measurement functions utilizing estimation of the hardware implementation and management of hardware resources.
    상세보기
  97. Kodosky, Jeffrey L.; Andrade, Hugo; Odom, Brian Keith; Butler, Cary Paul; Mihal, Andrew, System and method for configuring a programmable hardware instrument to perform measurement functions utilizing estimation of the hardware implentation and management of hardware resources.
    상세보기
  98. Ogami, Kenneth; Best, Andrew; Zhaksilikov, Marat, System and method for controlling a target device.
    상세보기
  99. Brathwaite, Nicholas E.; Bommakanti, Ram Gopal; Ganapathy, Visvanathan; Burns, Paul N.; Maddox, Douglas Edward; Durkan, Michael Anthony, System and method for design, procurement and manufacturing collaboration.
    상세보기
  100. Brathwaite, Nicholas E.; Bommakanti, Ram Gopal; Ganapathy, Visvanathan; Burns, Paul N.; Maddox, Douglas Edward; Durkan, Michael Anthony, System and method for design, procurement and manufacturing collaboration.
    상세보기
  101. Brathwaite, Nicholas E.; Bommakanti, Ram Gopal; Ganapathy, Visvanathan; Burns, Paul N.; Maddox, Douglas Edward; Durkan, Michael Anthony, System and method for design, procurement and manufacturing collaboration.
    상세보기
  102. Brathwaite,Nicholas E.; Bommakanti,Ram Gopal; Ganapathy,Visvanathan; Burns,Paul N.; Maddox,Douglas Edward; Durkan,Michael Anthony, System and method for design, procurement and manufacturing collaboration.
    상세보기
  103. Rosedale, Philip E.; Ondrejka, Cory R.; Meadows, Andrew L., System and method for distributed simulation in which different simulation servers simulate different regions of a simulation space.
    상세보기
  104. Anderson, Douglas H.; Ogami, Kenneth Y., System and method for dynamically generating a configuration datasheet.
    상세보기
  105. Ogami, Kenneth Y.; Hood, Frederick R., System and method for performing next placements and pruning of disallowed placements for programming an integrated circuit.
    상세보기
  106. Ogami, Kenneth Y.; Hood, III, Frederick R., System and method for performing next placements and pruning of disallowed placements for programming an integrated circuit.
    상세보기
  107. Sanders, Lester S., System and method for translating a report file of one logic device to a constraints file of another logic device.
    상세보기
  108. Sullam, Bert; Snyder, Warren; Mohammed, Haneef, System level interconnect with programmable switching.
    상세보기
  109. Sullam, Bert; Snyder, Warren; Mohammed, Haneef, System level interconnect with programmable switching.
    상세보기
  110. Ogami, Kenneth Y.; Anderson, Doug; Pleis, Matthew; Hood, III, Frederick Redding, Techniques for generating microcontroller configuration information.
    상세보기
  111. Ogami, Kenneth Y.; Anderson, Doug; Pleis, Matthew; Hood, Rick, Techniques for generating microcontroller configuration information.
    상세보기
  112. Venkataraman, Garthik; Kutz, Harold; Mar, Monte, Temperature sensor with digital bandgap.
    상세보기
  113. Beard, Paul; Woodings, Ryan Winfield, Touch wake for electronic devices.
    상세보기
  114. Schietinger, Mathias, Training and simulation device for electric functional process in electric, electromechanical and electrofluidic systems.
    상세보기
  115. Saunders,James L.; Anandh,Krishnan; Stenz,Guenther; Nag,Sudip K.; Anderson,Jason H., Unified placer infrastructure.
    상세보기
  116. Snyder, Warren; Sullam, Bert; Mohammed, Haneef, Universal digital block interconnection and channel routing.
    상세보기
  117. Bartz, Manfred; Zhaksilikov, Marat; Anderson, Doug, User interface for efficiently browsing an electronic document using data-driven tabs.
    상세보기
  118. Karchmer, David; Stellenberg, Daniel S., Using assignment decision diagrams with control nodes for sequential review during behavioral simulation.
    상세보기
  119. Karchmer,David; Stellenberg,Daniel S., Using assignment decision diagrams with control nodes for sequential review during behavioral simulation.
    상세보기
  120. Sivadasan, Mohandas Palatholmana; Rohilla, Gajendar, Voltage controlled oscillator delay cell and method.
    상세보기
  121. Ozaki Hiroji,JPX, Wafer map analysis aid system, wafer map analyzing method and wafer processing method.
    상세보기

관련 콘텐츠

섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로