$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Integrated heterostructures of Group III-V nitride semiconductor materials including epitaxial ohmic contact, non-nitrid 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • H01L-033/00
  • H01L-029/861
  • H01L-029/88
출원번호 US-0555604 (1995-11-09)
발명자 / 주소
  • Schetzina Jan Frederick (Cary NC)
출원인 / 주소
  • North Carolina State University (Raleigh NC 02)
인용정보 피인용 횟수 : 336  인용 특허 : 9

초록

An n-on-p integrated heterostructure device of Group III-V nitride compound semiconductor materials is formed on a substrate of p-type monocrystalline silicon carbide and includes a buffer layer of p-type aluminum nitride or p-type aluminum gallium nitride on the substrate. The n-on-p integrated het

대표청구항

A multicomponent platform for forming thereon an n-on-p semiconductor device of Group III-V nitride compound semiconductor materials, said multicomponent platform comprising: a conductive substrate comprising p-type monocrystalline silicon carbide; and a conductive buffer layer comprising p-type mon

이 특허에 인용된 특허 (9)

  1. Edmond John A. (Apex NC), Blue light emitting diode formed in silicon carbide.
  2. Edmond John A. (Apex NC) Dmitriev Vladimir (Fuquay-Varina NC) Irvine Kenneth (Cary NC), Buffer structure between silicon carbide and gallium nitride and resulting semiconductor devices.
  3. Nakamura Shuji (Anan JPX), Crystal growth method for gallium nitride-based compound semiconductor.
  4. Schetzina Jan F. (Cary NC), Integrated heterostructure of Group II-VI semiconductor materials including epitaxial ohmic contact and method of fabric.
  5. Schetzina Jan F. (Cary NC), Inverted integrated heterostructure of group II-VI semiconductor materials including epitaxial ohmic contact and method.
  6. Moustakas Theodore D. (Dover MA), Method for the preparation and doping of highly insulating monocrystalline gallium nitride thin films.
  7. Schetzina Jan F. (Cary NC), Method of fabricating epitaxially deposited ohmic contacts using group II-VI semiconductor materials.
  8. Glass Robert C. (Linkoping NC SEX) Palmour John W. (Cary NC) Davis Robert F. (Raleigh NC) Porter Lisa S. (Raleigh NC), Platinum ohmic contact to p-type silicon carbide.
  9. Woodall Jerry M. (Bedford Hills NY), Semiconductor ohmic contact.

이 특허를 인용한 특허 (336)

  1. Finder, Jeffrey M.; Eisenbeiser, Kurt; Ramdani, Jamal; Droopad, Ravindranath; Ooms, William Jay, Acoustic wave device and process for forming the same.
  2. Schujman, Sandra B.; Rao, Shailaja P.; Bondokov, Robert T.; Morgan, Kenneth E.; Slack, Glen A.; Schowalter, Leo J., Aluminum nitride bulk crystals having high transparency to untraviolet light and methods of forming them.
  3. Barbara M. Foley ; Gary W. Grube, Apparatus and method for measuring selected physical condition of an animate subject.
  4. Dwilinski,Robert; Doradzinski,Roman; Garczynski,Jerzy; Sierzputowski,Leszek P.; Kanbara,Yasuo, Apparatus for obtaining a bulk single crystal using supercritical ammonia.
  5. Wei X. Yang ; Thomas E. Nohava ; Scott A. McPherson ; Robert C. Torreano ; Subash Krishnankutty ; Holly A. Marsh, Back-illuminated heterojunction photodiode.
  6. Cole, Barrett E.; Marta, Terry, Beam intensity detection in a cavity ring down sensor.
  7. Watanabe,Daisuke; Tanabe,Mitsuru, Bipolar transistor device and method for fabricating the same.
  8. Dwilinski, Robert; Doradzinski, Roman; Garczynski, Jerzy; Sierzputowski, Leszek; Kanbara, Yasuo; Kucharski, Robert, Bulk mono-crystalline gallium-containing nitride and its application.
  9. Dwiliński, Robert Tomasz; Doradziński, Roman Marek; Garczyński, Jerzy; Sierzputowski, Leszek Piotr; Kanbara, Yasuo, Bulk monocrystalline gallium nitride.
  10. Dwiliński,Robert; Doradziński,Roman; Garczyński,Jerzy; Sierzputowski,Leszek P.; Kanbara,Yasuo, Bulk nitride mono-crystal including substrate for epitaxy.
  11. Dwiliński,Robert; Doradziński,Roman; Garczynski,Jerzy; Sierzputowski,Leszek P.; Kanbara,Yasuo, Bulk nitride mono-crystal including substrate for epitaxy.
  12. Hunter Charles Eric, Bulk single crystals of aluminum nitride.
  13. Chen, Xiangdong; Dyer, Thomas W.; Settlemyer, Kenneth; Yang, Haining S., CMOS devices with stressed channel regions, and methods for fabricating the same.
  14. Zhu, Huilong; Yang, Baewon, CMOS structures and methods for improving yield.
  15. Zhu, Huilong; Yang, Daewon, CMOS structures and methods for improving yield.
  16. Zhu, Huilong; Yang, Daewon, CMOS structures and methods using self-aligned dual stressed layers.
  17. Cole, Barrett E., CRDS mirror for normal incidence fiber optic coupling.
  18. Cole, Barrett E., Cavity enhanced photo acoustic gas sensor.
  19. Cole, Barrett E., Cavity ring-down spectrometer having mirror isolation.
  20. Cox, James Allen; Cole, Barrett E., Compact gas sensor using high reflectance terahertz mirror and related system and method.
  21. Emerson, David Todd; Bergmann, Michael John; Abare, Amber; Haberern, Kevin, Deep ultraviolet light emitting devices and methods of fabricating deep ultraviolet light emitting devices.
  22. Bondokov, Robert T.; Morgan, Kenneth E.; Schowalter, Leo J.; Slack, Glen A., Defect reduction in seeded aluminum nitride crystal growth.
  23. Bondokov, Robert T.; Morgan, Kenneth E.; Schowalter, Leo J.; Stack, Glen A., Defect reduction in seeded aluminum nitride crystal growth.
  24. Bondokov, Robert T.; Schowalter, Leo J.; Morgan, Kenneth; Slack, Glen A.; Rao, Shailaja P.; Gibb, Shawn Robert, Defect reduction in seeded aluminum nitride crystal growth.
  25. Rupp Roland,DEX ; Voelkl Johannes,DEX, Device for treating a substrate.
  26. Zhu,Huilong; Doris,Bruce B.; Chen,Huajie, Dislocation free stressed channels in bulk silicon and SOI CMOS devices by gate stress engineering.
  27. Slack, Glen A.; Schowalter, Leo J., Doped aluminum nitride crystals and methods of making them.
  28. Beam, III, Edward A.; Xie, Jinqiao, Doped gallium nitride high-electron mobility transistor.
  29. Fang, Sunfei; Kim, Jun Jung; Luo, Zhijiong; Ng, Hung Y.; Rovedo, Nivo; Teh, Young Way, Dual stress memory technique method and related structure.
  30. Chidambarrao,Dureseti; Dokumaci,Omer H.; Doris,Bruce B.; Gluschenkov,Oleg; Zhu,Huilong, Dual stressed SOI substrates.
  31. Chidambarrao,Dureseti; Doris,Bruce B.; Gluschenkov,Oleg; Dokumaci,Omer H.; Zhu,Huilong, Dual stressed SOI substrates.
  32. Jamal Ramdani ; Lyndee Hilt ; Ravindranath Droopad ; William Jay Ooms, Electro-optic structure and process for fabricating same.
  33. Takeshi Uenoyama JP; Takao Tohda JP; Masahiro Deguchi JP; Makoto Kitabatake JP; Kentaro Setsune JP, Electron-emitting device.
  34. Chidambarrao,Dureseti, Enhanced PFET using shear stress.
  35. Fritz, Bernard, Enhanced cavity for a photoacoustic gas sensor.
  36. Miura Yoshiki,JPX ; Matsubara Hideki,JPX ; Seki Hisashi,JPX ; Koukitu Akinori,JPX, Epitaxial wafer and compound semiconductor light emitting device, and method of fabricating the same.
  37. Jewell Jack L., Extended wavelength lasers having a restricted growth surface and graded lattice mismatch.
  38. Yasutaka Sakata JP, Fabricating method of optical semiconductor device.
  39. Vieira,Amarildo J. C.; Barenburg,Barbara F.; Brophy,Timothy J., Fabrication of a wavelength locker within a semiconductor structure.
  40. Sonobe Masayuki,JPX ; Nakata Shunji,JPX ; Shakuda Yukio,JPX ; Tsutsui Tsuyoshi,JPX ; Itoh Norikazu,JPX, Fabrication of semiconductor light emitting device.
  41. Yoshida,Hiroshi; Sato,Kazunori, Ferromagnetic p-type single-crystal zinc oxide material and manufacturing method thereof.
  42. Liang, Yong; Droopad, Ravindranath; Li, Hao; Yu, Zhiyi, Ferromagnetic semiconductor structure and method for forming the same.
  43. Marchand, Hugues; Moran, Brendan J.; Mishra, Umesh K.; Speck, James S., Field-effect transistor with compositionally graded nitride layer on a silicaon substrate.
  44. Zhu, Huilong; Luo, Zhijiong, FinFET structure with multiply stressed gate electrode.
  45. Vaudo, Robert P.; Redwing, Joan M.; Tischler, Michael A.; Brown, Duncan W.; Flynn, Jeffrey S., GaN-based devices using thick (Ga, Al, In)N base layers.
  46. Johnson, Jerry Wayne; Singhal, Sameer; Hanson, Allen W.; Therrien, Robert Joseph, Gallium nitride material devices and associated methods.
  47. Rajagopal, Pradeep; Park, Chul H.; Strautin, Craig E., Gallium nitride material devices and thermal designs thereof.
  48. Johnson,Jerry W.; Therrien,Robert J.; Vescan,Andrei; Brown,Jeffrey D., Gallium nitride material devices including an electrode-defining layer and methods of forming the same.
  49. Therrien, Robert J.; Johnson, Jerry W.; Hanson, Allen W., Gallium nitride material devices including conductive regions.
  50. Therrien, Robert J.; Johnson, Jerry W.; Hanson, Allen W., Gallium nitride material devices including conductive regions and methods associated with the same.
  51. Hanson, Allen W.; Piner, Edwin Lanier, Gallium nitride material devices including diamond regions and methods associated with the same.
  52. Piner, Edwin Lanier; Johnson, Jerry Wayne; Roberts, John Claassen, Gallium nitride material processing and related device structures.
  53. Piner, Edwin L.; Rajagopal, Pradeep; Roberts, John C.; Linthicum, Kevin J., Gallium nitride material structures including substrates and methods associated with the same.
  54. Piner,Edwin L.; Rajagopal,Pradeep; Roberts,John C.; Linthicum,Kevin J., Gallium nitride material structures including substrates and methods associated with the same.
  55. Nagy, Walter H.; Borges, Ricardo M.; Brown, Jeffrey D.; Chaudhari, Apurva D.; Cook, Jr., James W.; Hanson, Allen W.; Johnson, Jerry W.; Linthicum, Kevin J.; Piner, Edwin L.; Rajagopal, Pradeep; Roberts, John C.; Singhal, Sameer; Therrien, Robert J.; Vescan, Andrei, Gallium nitride material transistors and methods associated with the same.
  56. Nagy, Walter H.; Johnson, Jerry Wayne; Piner, Edwin Lanier; Rajagopal, Pradeep; Roberts, John Claassen; Singhal, Sameer; Therrien, Robert Joseph; Vescan, Andrei; Borges, Ricardo M.; Brown, Jeffrey D.; Chaudhari, Apurva D.; Cook, James W.; Hanson, Allen W.; Linthicum, Kevin J., Gallium nitride material transistors and methods associated with the same.
  57. Nagy,Walter H.; Borges,Ricardo M.; Brown,Jeffrey D.; Chaudhari,Apurva D.; Cook, Jr.,James W.; Hanson,Allen W.; Johnson,Jerry W.; Linthicum,Kevin J.; Piner,Edwin L.; Rajagopal,Pradeep; Roberts,John C., Gallium nitride material transistors and methods associated with the same.
  58. Weeks, Jr., T. Warren; Piner, Edwin L.; Gehrke, Thomas; Linthicum, Kevin J., Gallium nitride materials and methods.
  59. Weeks, Jr., T. Warren; Piner, Edwin L.; Gehrke, Thomas; Linthicum, Kevin J., Gallium nitride materials and methods.
  60. Weeks, Jr., T. Warren; Piner, Edwin Lanier; Gehrke, Thomas; Linthicum, Kevin J., Gallium nitride materials and methods.
  61. Piner, Edwin L.; Roberts, John C.; Rajagopal, Pradeep, Gallium nitride materials and methods associated with the same.
  62. Piner, Edwin L.; Roberts, John C.; Rajagopal, Pradeep, Gallium nitride materials and methods associated with the same.
  63. Piner,Edwin Lanier; Roberts,John C.; Rajagopal,Pradeep, Gallium nitride materials and methods associated with the same.
  64. Piner,Edwin Lanier; Roberts,John Claassen; Rajagopal,Pradeep, Gallium nitride materials and methods associated with the same.
  65. Li, Tingkai; Tweet, Douglas J.; Maa, Jer Shen; Hsu, Sheng Teng, Gallium nitride-on-silicon interface using multiple aluminum compound buffer layers.
  66. Chidambarrao, Dureseti, Gate electrode stress control for finFET performance enhancement.
  67. Chen, Chi-Ming; Liu, Po-Chun; Yu, Chung-Yi, Graded aluminum—gallium—nitride and superlattice buffer layer for III-V nitride layer on silicon substrate.
  68. Edmond,John Adam; Doverspike,Kathleen Marie; Kong,Hua shuang; Bergmann,Michael John, Group III nitride LED with silicon carbide substrate.
  69. Edmond, John Adam; Doverspike, Kathleen Marie; Kong, Hua-shuang; Bergmann, Michael John, Group III nitride LED with undoped cladding layer.
  70. Edmond, John Adam; Doverspike, Kathleen Marie; Kong, Hua-shuang; Bergmann, Michael John, Group III nitride LED with undoped cladding layer.
  71. Edmond, John Adam; Doverspike, Kathleen Marie; Kong, Hua-shuang; Bergmann, Michael John, Group III nitride LED with undoped cladding layer.
  72. Emerson, David Todd; Ibbetson, James; Bergmann, Michael John; Doverspike, Kathleen Marie; O'Loughlin, Michael John; Nordby, Jr., Howard Dean; Abare, Amber Christine, Group III nitride based light emitting diode structures with a quantum well and superlattice, group III nitride based quantum well structures and group III nitride based superlattice structures.
  73. Emerson, David Todd; Ibbetson, James; Bergmann, Michael John; Doverspike, Kathleen Marie; O'Loughlin, Michael John; Nordby, Jr., Howard Dean; Abare, Amber Christine, Group III nitride based light emitting diode structures with a quantum well and superlattice, group III nitride based quantum well structures and group III nitride based superlattice structures.
  74. Bergmann, Michael John; Driscoll, Daniel Carleton; Chavan, Ashonita; Cantu-Alejandro, Pablo; Ibbotson, James, Group III nitride based light emitting diode structures with multiple quantum well structures having varying well thicknesses.
  75. Bergmann, Michael John; Emerson, David Todd, Group III nitride based quantum well light emitting device structures with an indium containing capping structure.
  76. Bergmann, Michael John; Emerson, David Todd, Group III nitride based quantum well light emitting device structures with an indium containing capping structure.
  77. Bergmann, Michael John; Emerson, David Todd, Group III nitride based quantum well light emitting device structures with an indium containing capping structure.
  78. Bergmann, Michael John; Emerson, David Todd, Group III nitride based quantum well light emitting device structures with an indium containing capping structure.
  79. Emerson,David Todd; Ibbetson,James; Bergmann,Michael John; Doverspike,Kathleen Marie; O'Loughlin,Michael John; Nordby, Jr.,Howard Dean; Abare,Amber Christine, Group III nitride based superlattice structures.
  80. Hunter Charles Eric, Growth of bulk single crystals of aluminum nitride.
  81. Hunter Charles Eric, Growth of bulk single crystals of aluminum nitride.
  82. Hunter Charles Eric, Growth of bulk single crystals of aluminum nitride: silicon carbide alloys.
  83. Droopad, Ravindranath, Growth of compound semiconductor structures on patterned oxide films and process for fabricating same.
  84. Bondokov, Robert T.; Rao, Shailaja P.; Gibb, Shawn R.; Schowalter, Leo J., Growth of large aluminum nitride single crystals with thermal-gradient control.
  85. Tu, Charles W.; Asbeck, Peter M.; Mochizuki, Kazuhiro; Welty, Rebecca, HBT with nitrogen-containing current blocking base collector interface and method for current blocking.
  86. Ando, Yuji; Miyamoto, Hironobu; Iwata, Naotaka; Matsunaga, Koji; Kuzuhara, Masaaki; Kasahara, Kensuke; Kunihiro, Kazuaki; Takahashi, Yuji; Nakayama, Tatsuo; Hayama, Nobuyuki; Ohno, Yasuo, Hetero-junction field effect transistor having an intermediate layer.
  87. H��lsmann,Axel, Heterobipolar transistor.
  88. El Zein,Nada; Ramdani,Jamal; Eisenbeiser,Kurt; Droopad,Ravindranath, Heterojunction tunneling diodes and process for fabricating same.
  89. Yang Wei ; Nohava Thomas E. ; McPherson Scott A. ; Torreano Robert C. ; Marsh Holly A. ; Krishnankutty Subash, High gain GaN/AlGaN heterojunction phototransistor.
  90. Doris, Bruce B.; Gluschenkov, Oleg G.; Zhu, Huilong, High mobility CMOS circuits.
  91. Doris,Bruce B.; Gluschenkov,Oleg G.; Zhu,Huilong, High mobility CMOS circuits.
  92. Doris,Bruce B.; Gluschenkov,Oleg G.; Zhu,Huilong, High mobility CMOS circuits.
  93. Doris,Bruce B.; Chidambarrao,Dureseti; Ku,Suk Hoon, High performance CMOS device structures and method of manufacture.
  94. Doris,Bruce B.; Chidambarrao,Dureseti; Ku,Suk Hoon, High performance CMOS device structures and method of manufacture.
  95. Doris, Bruce B; Gluschenkov, Oleg G, High performance strained CMOS devices.
  96. Doris,Bruce B.; Gluschenkov,Oleg G., High performance strained CMOS devices.
  97. Chidambarrao, Dureseti; Donaton, Ricardo A.; Henson, William K.; Rim, Kern, High performance stress-enhance MOSFET and method of manufacture.
  98. Chidambarrao, Dureseti; Donaton, Ricardo A.; Henson, William K.; Rim, Kern, High performance stress-enhance MOSFET and method of manufacture.
  99. Chidambarrao, Dureseti; Donaton, Ricardo A.; Henson, William K.; Rim, Kern, High performance stress-enhance MOSFET and method of manufacture.
  100. Chen, Huajie; Chidambarrao, Dureseti; Dokumaci, Omer H., High performance stress-enhanced MOSFETS using Si:C and SiGe epitaxial source/drain and method of manufacture.
  101. Chen, Huajie; Chidambarrao, Dureseti; Dokumaci, Omer H., High performance stress-enhanced MOSFETs using Si:C and SiGe epitaxial source/drain and method of manufacture.
  102. Chen, Huajie; Chidambarrao, Dureseti; Dokumaci, Omer H., High performance stress-enhanced MOSFETs using Si:C and SiGe epitaxial source/drain and method of manufacture.
  103. Chen, Huajie; Chidambarrao, Dureseti; Dokumaci, Omer H., High performance stress-enhanced MOSFETs using Si:C and SiGe epitaxial source/drain and method of manufacture.
  104. Chen,Huajie; Chidambarrao,Dureseti; Dokumaci,Omer H, High performance stress-enhanced MOSFETs using Si:C and SiGe epitaxial source/drain and method of manufacture.
  105. Cox, James Allen; Higashi, Robert, High reflectance terahertz mirror and related method.
  106. Doris, Bruce B.; Guarini, Kathryn W.; Ieong, Meikei; Narasimha, Shreesh; Rim, Kern; Sleight, Jeffrey W.; Yang, Min, High-performance CMOS SOI devices on hybrid crystal-oriented substrates.
  107. Doris,Bruce B.; Guarini,Kathryn W.; Ieong,Meikei; Narasimha,Shreesh; Rim,Kern; Sleight,Jeffrey W.; Yang,Min, High-performance CMOS devices on hybrid crystal oriented substrates.
  108. Zhu,Huilong; Oldiges,Philip J.; Doris,Bruce B.; Wang,Xinlin; Gluschenkov,Oleg; Chen,Huajie; Zhang,Ying, Hybrid SOI-bulk semiconductor transistors.
  109. Zhu, Huilong; Oldiges, Philip J.; Doris, Bruce B.; Wang, Xinlin; Gluschenkov, Oleg; Chen, Huajie; Zhang, Ying, Hybrid SOI/bulk semiconductor transistors.
  110. Ruden P. Paul ; Krishnankutty Subash, Hybrid ultraviolet detector.
  111. Wierer, Jonathan J.; Epler, John E., III-nitride light emitting device including porous semiconductor.
  112. Hanson,Allen W.; Roberts,John Claassen; Piner,Edwin L.; Rajagopal,Pradeep, III-nitride material structures including silicon substrates.
  113. Piner, Edwin L.; Roberts, John C.; Rajagopal, Pradeep, III-nitride materials including low dislocation densities and methods associated with the same.
  114. Piner, Edwin L.; Roberts, John C.; Rajagopal, Pradeep, III-nitride materials including low dislocation densities and methods associated with the same.
  115. Roberts, John Claassen; Cook, Jr., James W., III-nitride semiconductor structures comprising low atomic mass species.
  116. Roberts, John Claassen; Linthicum, Kevin J.; Hanson, Allen W., III-nitride semiconductor structures comprising spatially patterned implanted species.
  117. Khare, Reena; Goetz, Werner K.; Camras, Michael D., Increasing the brightness of III-nitride light emitting devices.
  118. Higashi, Robert E.; Newstrom-Peitso, Karen M.; Ridley, Jeffrey A., Integral topside vacuum package.
  119. Bosco, Bruce Allen; Emrick, Rudy M.; Franson, Steven James, Integrated impedance matching and stability network.
  120. Zhang, Jianping; Wang, Hongmei, Lattice-constant formatted epitaxial template for light emitting devices and a method for making the same.
  121. Moon, Yong Tae; Park, Seoung Hwan, Light emitting device and light emitting device package.
  122. Won, Jong Hak, Light emitting device having a well structure different of a multi-quantum well structures.
  123. Won, Jong Hak, Light emitting device having a well structure different of a multi-quantum well structures.
  124. Dwilinski, Robert; Doradzinski, Roman; Garczynski, Jerzy; Sierzputowski, Leszek; Kanbara, Yasuo, Light emitting element structure using nitride bulk single crystal layer.
  125. Helmut Tews ; Robert Averbeck DE; Henning Riechert DE, Light source for generating a visible light.
  126. Yoo, Hong Jae; Ye, Kyung Hee, Light-emitting diode having an interlayer with high voltage density and method for manufacturing the same.
  127. Chen Yong ; Yang Long ; Wang Shih-Yuan ; Schneider Richard P., Low voltage-drop electrical contact for gallium (aluminum, indium) nitride.
  128. Chidambarrao, Dureseti; Dokumaci, Omer H., MOSFET performance improvement using deformation in SOI structure.
  129. Chidambarrao, Dureseti; Dokumaci, Omer H., MOSFET performance improvement using deformation in SOI structure.
  130. Henning, Jason P., MSM device and method of manufacturing same.
  131. Curless, Jay A., Method and apparatus for controlling anti-phase domains in semiconductor structures and devices.
  132. Yang, Haining S.; Zhu, Huilong, Method and apparatus for increase strain effect in a transistor channel.
  133. Yang,Haining S.; Zhu,Huilong, Method and apparatus for increase strain effect in a transistor channel.
  134. Schowalter, Leo; Slack, Glen A.; Rojo, Juan Carlos; Bondokov, Robert T.; Morgan, Kenneth E.; Smart, Joseph A., Method and apparatus for producing large, single-crystals of aluminum nitride.
  135. Yang,Haining S.; Zhu,Huilong, Method and apparatus to increase strain effect in a transistor channel.
  136. Ooms,William J.; Hallmark,Jerald A., Method and apparatus utilizing monocrystalline insulator.
  137. Yang,Haining S.; Zhu,Huilong, Method and structure for controlling stress in a transistor channel.
  138. Steegen, An L.; Yang, Haining S.; Zhang, Ying, Method and structure for forming strained SI for CMOS devices.
  139. Steegen,An L; Yang,Haining S.; Zhang,Ying, Method and structure for forming strained SI for CMOS devices.
  140. Steegen, An L.; Yang, Haining S.; Zhang, Ying, Method and structure for forming strained Si for CMOS devices.
  141. Steegen,An L.; Yang,Haining S.; Zhang,Ying, Method and structure for forming strained Si for CMOS devices.
  142. Yang, Haining S.; Lim, Eng Hua, Method and structure for forming strained devices.
  143. Chidambarrao, Dureseti; Dokumaci, Omer H., Method and structure for improved MOSFETs using poly/silicide gate height control.
  144. Chidambarrao,Dureseti; Dokumaci,Omer H., Method and structure for improved MOSFETs using poly/silicide gate height control.
  145. Chidambarrao, Dureseti; Greene, Brian J., Method and structure for improving device performance variation in dual stress liner technology.
  146. Chidambarrao,Dureseti; Greene,Brian J., Method and structure for improving device performance variation in dual stress liner technology.
  147. Ramdani, Jamal; Droopad, Ravindranath; Yu, Zhiyi, Method for fabricating a semiconductor structure including a metal oxide interface with silicon.
  148. Liang,Yong; Droopad,Ravindranath; Hu,Xiaoming; Wang,Jun; Wei,Yi; Yu,Zhiyi, Method for fabricating semiconductor structures on vicinal substrates using a low temperature, low pressure, alkaline earth metal-rich process.
  149. Li, Hao; Droopad, Ravindranath; Marshall, Daniel S.; Wei, Yi; Hu, Xiao M.; Liang, Yong, Method for growing a monocrystalline oxide layer and for fabricating a semiconductor device on a monocrystalline substrate.
  150. Gorrell, Jonathan F.; Cornett, Kenneth D., Method for manufacturing a substantially integral monolithic apparatus including a plurality of semiconductor materials.
  151. Kawanishi, Hideo, Method for producing P-type nitride semiconductor layer.
  152. Yu, Zhiyi; Droopad, Ravindranath; Overgaard, Corey, Method for real-time monitoring and controlling perovskite oxide film growth and semiconductor structure formed using the method.
  153. Chidambarrao,Dureseti; Dokumaci,Omer H., Method for reduced N+ diffusion in strained Si on SiGe substrate.
  154. Chidambarrao,Dureseti; Dokumaci,Omer H., Method for reduced N+ diffusion in strained Si on SiGe substrate.
  155. Chidambarrao,Dureseti; Dokumaci,Omer H., Method for reduced N+ diffusion in strained Si on SiGe substrate.
  156. Matsuda, Takeyoshi; Seo, Satoru; Mitose, Kengo, Method of and apparatus for measuring lattice-constant, and computer program.
  157. Marchand, Hugues; Moran, Brendan Jude, Method of controlling stress in gallium nitride films deposited on substrates.
  158. Marchand, Hugues; Moran, Brendan Jude, Method of controlling stress in gallium nitride films deposited on substrates.
  159. Marchand, Hugues; Moran, Brendan Jude, Method of controlling stress in gallium nitride films deposited on substrates.
  160. Marchand, Hugues; Moran, Brendan J.; Mishra, Umesh K.; Speck, James S., Method of controlling stress in group-III nitride films deposited on substrates.
  161. Marchand, Hugues; Moran, Brendan J.; Mishra, Umesh K.; Speck, James S., Method of controlling stress in group-III nitride films deposited on substrates.
  162. Tsvetkov, Denis V.; Nikolaev, Andrey E.; Dmitriev, Vladimir A., Method of epitaxially growing submicron group III nitride layers utilizing HVPE.
  163. Kawanishi, Hideo, Method of fabricating a P type nitride semiconductor layer doped with carbon.
  164. Belyansky,Michael P.; Doris,Bruce B.; Gluschenkov,Oleg, Method of fabricating mobility enhanced CMOS devices.
  165. Chen, Huajie; Chidambarrao, Dureseti; Holt, Judson R.; Ouyang, Qiqing C.; Panda, Siddhartha, Method of forming a cross-section hourglass shaped channel region for charge carrier mobility modification.
  166. Dwilinski,Robert; Doradzinski,Roman; Garczynski,Jerzy; Sierzputowski,Leszek; Kanbara,Yasuo, Method of forming gallium-containing nitride bulk single crystal on heterogeneous substrate.
  167. Kwak, Woo Chul; Choi, Seung Kyu; Song, Jae Hoon; Kim, Chae Hon; Jung, Jung Whan, Method of growing nitride semiconductor layer, nitride semiconductor device, and method of fabricating the same.
  168. Chen,Xiaomeng; Jeng,Shwu Jen; Kim,Byeong Y.; Nayfeh,Hasan M., Method of making a semiconductor structure.
  169. Cheng,Kangguo; Chidambarrao,Dureseti, Method of manufacturing a strained silicon on a SiGe on SOI substrate.
  170. Chidambarrao,Dureseti; Dokumaci,Omer H., Method of manufacturing strained dislocation-free channels for CMOS.
  171. Dwilinski, Robert; Doradzinski, Roman; Garczynski, Jerzy; Sierzputowski, Leszek; Kanbara, Yasuo, Method of preparing light emitting device.
  172. Edwards, Jr., John L.; Wei, Yi; Jordan, Dirk C.; Hu, Xiaoming; Craigo, James Bradley; Droopad, Ravindranath; Yu, Zhiyi; Demkov, Alexander A., Method of removing an amorphous oxide from a monocrystalline surface.
  173. Yang, Haining S.; Panda, Siddhartha, Method to increase strain enhancement with spacerless FET and dual liner process.
  174. Guarin, Fernando; Hostetter, Jr., J. Edwin; Rauch, III, Stewart E.; Wang, Ping-Chuan; Yang, Zhijian J., Methodology for recovery of hot carrier induced degradation in bipolar devices.
  175. Guarin,Fernando; Hostetter, Jr.,J. Edwin; Rauch, III,Stewart E.; Wang,Ping Chuan; Yang,Zhijian J., Methodology for recovery of hot carrier induced degradation in bipolar devices.
  176. Emerson, David Todd; Ibbetson, James; Bergmann, Michael John; Doverspike, Kathleen Marie; O'Loughlin, Michael John; Nordby, Jr., Howard Dean; Abare, Amber Christine, Methods of fabricating group III nitride based light emitting diode structures with a quantum well and superlattice, group III nitride based quantum well structures and group III nitride based superlattice structures.
  177. Makita, Takehiko, Methods of fabricating layered structure and semiconductor device.
  178. Das, Mrinal K.; Agarwal, Anant K.; Palmour, John W.; Grider, Dave, Methods of fabricating oxide layers on silicon carbide layers utilizing atomic oxygen.
  179. Das, Mrinal K.; Agarwal, Anant K.; Palmour, John W.; Grider, Dave, Methods of fabricating oxide layers on silicon carbide layers utilizing atomic oxygen.
  180. Johnson, Jerry Wayne; Singhal, Sameer; Hanson, Allen W.; Therrien, Robert Joseph, Methods of manufacturing gallium nitride devices.
  181. Crowley, Robert J, Miniature spectrometer.
  182. Crowley, Robert J., Miniature spectrometer.
  183. Belyansky, Michael P.; Doris, Bruce B.; Gluschenkov, Oleg G., Mobility enhanced CMOS devices.
  184. Adam, Thomas N.; Chidambarrao, Dureseti, Mobility enhancement in SiGe heterojunction bipolar transistors.
  185. Cole,Barrett E.; Higashi,Robert E.; Zins,Christopher J.; Krishnankutty,Subash, Multi-substrate package assembly.
  186. Cole,Barrett E.; Higashi,Robert E.; Zins,Christopher J.; Krishnankutty,Subash, Multi-substrate package assembly.
  187. Cole, Barrett E.; Marta, Terry; Cox, James Allen; Nusseibeh, Fouad, Multiple wavelength cavity ring down gas sensor.
  188. Cole,Barrett E., Multiple wavelength spectrometer.
  189. Chidambarrao,Dureseti; Dokumaci,Omer H.; Gluschenkov,Oleg G., NFETs using gate induced stress modulation.
  190. Ohba,Yasuo, Nitride compound semiconductor element.
  191. Tanizawa, Koji, Nitride semiconductor device.
  192. Tanizawa,Koji, Nitride semiconductor device.
  193. Tanizawa,Koji; Mitani,Tomotsugu; Nakagawa,Yoshinori; Takagi,Hironori; Marui,Hiromitsu; Fukuda,Yoshikatsu; Ikegami,Takeshi, Nitride semiconductor device.
  194. Yamazoe,Masahito; Eguchi,Masayuki; Narimatsu,Hiroki; Sasakura,Kazunori; Narukawa,Yukio, Nitride semiconductor device.
  195. Sakaguchi, Harunori; Tanaka, Takeshi; Narita, Yoshinobu; Meguro, Takeshi, Nitride semiconductor epitaxial wafer and nitride semiconductor device.
  196. Son, Hyo Kun, Nitride semiconductor light-emitting device comprising a buffer layer including a plurality of layers having different lattice constants and method for manufacturing the same.
  197. Ishibashi, Akihiko; Yokogawa, Toshiya, Nitride semiconductor light-emitting device comprising multiple semiconductor layers having substantially uniform N-type dopant concentration.
  198. Son, Hyo Kun, Nitride semiconductor light-emitting device including a buffer layer on a substrate and method for manufacturing the same.
  199. Nakamura, Shuji; Nagahama, Shinichi; Iwasa, Naruhito, Nitride semiconductor with active layer of quantum well structure with indium-containing nitride semiconductor.
  200. Nakamura,Shuji; Nagahama,Shinichi; Iwasa,Naruhito, Nitride semiconductor with active layer of quantum well structure with indium-containing nitride semiconductor.
  201. Nakamura,Shuji; Nagahama,Shinichi; Iwasa,Naruhito, Nitride semiconductor with active layer of quantum well structure with indium-containing nitride semiconductor.
  202. Otsuka,Koji; Sato,Junji; Moku,Tetsuji; Tada,Yoshiki; Yoshida,Takashi, Nitride-based semiconductor device.
  203. Otsuka, Koji; Moku, Tetsuji; Sato, Junji; Tada, Yoshiki; Yoshida, Takashi, Nitride-based semiconductor device of reduced voltage drop.
  204. Otsuka, Koji; Moku, Tetsuji; Sato, Junji; Tada, Yoshiki; Yoshida, Takashi, Nitride-based semiconductor device of reduced voltage drop, and method of fabrication.
  205. Cole, Barrett E.; Cox, James A.; Zook, J. David, Optical cavity system having an orthogonal input.
  206. Talin,Albert Alec; Voight,Steven A., Optical waveguide structure and method for fabricating the same.
  207. Jagdish Narayan ; Ajay Kumar Sharma ; John F. Muth, Optoelectronic and microelectronic devices including cubic ZnMgO and/or CdMgO alloys.
  208. Henry W. White ; Shen Zhu ; Yungryel Ryu, Oxide films and process for preparing same.
  209. Roberts, John Claassen; Linthicum, Kevin J.; Hanson, Allen W.; Cook, Jr., James W., Parasitic channel mitigation in III-nitride material semiconductor structures.
  210. Linthicum, Kevin J., Parasitic channel mitigation using elemental diboride diffusion barrier regions.
  211. Linthicum, Kevin J.; Roberts, John Claassen, Parasitic channel mitigation using rare-earth oxide and/or rare-earth nitride diffusion barrier regions.
  212. Roberts, John Claassen, Parasitic channel mitigation via back side implantation.
  213. Roberts, John Claassen; Cook, Jr., James W., Parasitic channel mitigation via reaction with active species.
  214. Cole, Barrett E.; Gu, Yuandong, Particle detection using fluorescence.
  215. Cheng, Kangguo; Divakaruni, Ramachandra, Patterned strained semiconductor substrate and device.
  216. Cheng, Kangguo; Divakaruni, Ramachandra, Patterned strained semiconductor substrate and device.
  217. Cheng, Kangguo; Divakaruni, Ramachandra, Patterned strained semiconductor substrate and device.
  218. Cheng,Kangguo; Divakaruni,Ramachandra, Patterned strained semiconductor substrate and device.
  219. Dwilinski, Robert; Doradzinski, Roman; Garczynski, Jerzy; Sierzputowski, Leszek; Kanbara, Yasuo, Phosphor single crystal substrate and method for preparing the same, and nitride semiconductor component using the same.
  220. Schowalter, Leo J.; Chen, Jianfeng; Grandusky, James R., Photon extraction from nitride ultraviolet light-emitting devices.
  221. Hueschen, Mark R., Polarization field enhanced tunnel structures.
  222. Dwiliński,Robert Tomasz; Doradziński,Roman Marek; Garczyński,Jerzy; Sierzputowski,Leszek Piotr; Kanbara,Yasuo, Process and apparatus for obtaining bulk monocrystalline gallium-containing nitride.
  223. Dwilinski,Robert Tomasz; Doradzinski,Roman Marek; Sierzfutowski,Leszek Piotr; Garczynski,Jerzy; Kanbara,Yasuo, Process and apparatus for obtaining bulk monocrystalline gallium-containing nitride.
  224. Dwilinski, Robert; Doradzinski, Roman; Garczynski, Jerzy; Sierzputowski, Leszek; Kanbara, Yasuo, Process for obtaining bulk mono-crystalline gallium-containing nitride.
  225. Dwilinski,Robert; Doradzinski,Roman; Garczynski,Jerzy; Sierzputowski,Leszek P.; Kanbara,Yasuo, Process for obtaining of bulk monocrystalline gallium-containing nitride.
  226. White,Henry W.; Zhu,Shen; Ryu,Yungryel, Process for preparing p-n junctions having a p-type ZnO film.
  227. Henry W. White ; Shen Zhu ; Yungryel Ryu, Process for preparing zinc oxide films containing p-type dopant.
  228. Hunter Charles Eric, Production of bulk single crystals of aluminum nitride, silicon carbide and aluminum nitride: silicon carbide alloy.
  229. Zhu,Huilong; Doris,Bruce B.; Mocuta,Dan M., Protecting silicon germanium sidewall with silicon for strained silicon/silicon germanium MOSFETs.
  230. Zhu,Huilong; Doris,Bruce B.; Mocuta,Dan M., Protecting silicon germanium sidewall with silicon for strained silicon/silicon mosfets.
  231. Chidambarrao, Dureseti; Mocuta, Anda C.; Mocuta, Dan M.; Radens, Carl, Pseudomorphic Si/SiGe/Si body device with embedded SiGe source/drain.
  232. Chidambarrao, Dureseti; Mocuta, Anda C.; Mocuta, Dan M.; Radens, Carl, Pseudomorphic Si/SiGe/Si body device with embedded SiGe source/drain.
  233. Grandusky, James R.; Schowalter, Leo J.; Jamil, Muhammad; Mendrick, Mark C.; Gibb, Shawn R., Pseudomorphic electronic and optoelectronic devices having planar contacts.
  234. Finder, Jeffrey M.; Ooms, William J., Quantum well infrared photodetector and method for fabricating same.
  235. Beintner,Jochen; Bronner,Gary B.; Divakaruni,Ramachandra; Kim,Byeong Y., Raised STI process for multiple gate ox and sidewall protection on strained Si/SGOI structure with elevated source/drain.
  236. Bulsara, Mayank; Fitzgerald, Eugene A., Relaxed InxGa1-xAs layers integrated with Si.
  237. Chidambarrao,Dureseti, Rotational shear stress for charge carrier mobility modification.
  238. Chidambarrao,Dureseti, Rotational shear stress for charge carrier mobility modification.
  239. Deshpande, Sadanand V.; Doris, Bruce B.; Rausch, Werner A.; Slinkman, James A., STI stress modification by nitrogen plasma treatment for improving performance in small width devices.
  240. Deshpande,Sadanand V.; Doris,Bruce B.; Rausch,Werner A.; Slinkman,James A., STI stress modification by nitrogen plasma treatment for improving performance in small width devices.
  241. Jerome Chandra Bhat ; Michael Joseph Ludowise ; Daniel Alexander Steigerwald, Semiconductor LED flip-chip having low refractive index underfill.
  242. Eisenbeiser,Kurt; Wang,Jun; Droopad,Ravindranath, Semiconductor device and method.
  243. Chen, Xiangdong; Yang, Haining S., Semiconductor device structure having enhanced performance FET device.
  244. Arnold, John C.; Chidambarrao, Dureseti; Li, Ying; Malik, Rajeev; Narasimha, Shreesh; Panda, Siddhartha; Tessier, Brian L.; Wise, Richard, Semiconductor device structure having low and high performance devices of same conductive type on same substrate.
  245. Driscoll, Daniel Carleton; Chavan, Ashonita; Saxler, Adam William, Semiconductor device structures with modulated and delta doping and related methods.
  246. Driscoll, Daniel Carleton; Chavan, Ashonita; Saxler, Adam William, Semiconductor device structures with modulated doping and related methods.
  247. Inoguchi Kazuhiko,JPX, Semiconductor device with SiC and GaAlInN.
  248. Johnson,Jerry W.; Piner,Edwin L.; Linthicum,Kevin J., Semiconductor device-based sensors.
  249. Hori, Yuji; Shibata, Tomohiko; Oda, Osamu; Tanaka, Mitsuhiro, Semiconductor element.
  250. Hori, Yuji; Shibata, Tomohiko; Oda, Osamu; Tanaka, Mitsuhiro, Semiconductor element.
  251. Hori, Yuji; Shibata, Tomohiko; Oda, Osamu; Tanaka, Mitsuhiro, Semiconductor element.
  252. Schubert E. Fred, Semiconductor having enhanced acceptor activation.
  253. Tachibana, Koichi; Nago, Hajime; Hikosaka, Toshiki; Kimura, Shigeya; Nunoue, Shinya, Semiconductor light emitting device having a p-type semiconductor layer with a p-type impurity.
  254. Yu,Zhiyi; Droopad,Ravindranath, Semiconductor structure exhibiting reduced leakage current and method of fabricating same.
  255. El-Zein, Nada; Ramdani, Jamal; Eisenbeiser, Kurt; Droopad, Ravindranath, Semiconductor structure for use with high-frequency signals.
  256. Chen, Xiaomeng; Jeng, Shwu-Jen; Kim, Byeong Y.; Nayfeh, Hasan M., Semiconductor structure having undercut-gate-oxide gate stack enclosed by protective barrier material.
  257. Eisenbeiser, Kurt; Foley, Barbara M.; Finder, Jeffrey M.; Thompson, Danny L., Semiconductor structure including a partially annealed layer and method of forming the same.
  258. Ramdani,Jamal; Droopad,Ravindranath; Hilt,Lyndee L.; Eisenbeiser,Kurt Williamson, Semiconductor structure, semiconductor device, communicating device, integrated circuit, and process for fabricating the same.
  259. Zhu, Huilong; Greene, Brian J.; Chidambarrao, Dureseti; Freeman, Gregory G., Semiconductor-on-insulator structures including a trench containing an insulator stressor plug and method of fabricating same.
  260. Chidambarrao, Dureseti; Dokumaci, Omer H.; Rengarajan, Rajesh; Steegen, An L., Silicide proximity structures for CMOS device performance improvements.
  261. Chidambarrao, Dureseti; Dokumaci, Omer H.; Gluschenkov, Oleg, Silicon device on SI:C-OI and SGOI and method of manufacture.
  262. Chidambarrao, Duresti; Dokumaci, Omer H.; Gluschenkov, Oleg G., Silicon device on Si: C-oi and Sgoi and method of manufacture.
  263. Chidambarrao, Dureseti; Dokumaci, Omer H.; Gluschenkov, Oleg G., Silicon device on Si:C SOI and SiGe and method of manufacture.
  264. Chidambarrao, Dureseti; Dokumaci, Omer H.; Gluschenkov, Oleg G., Silicon device on Si:C-OI and SGOI and method of manufacture.
  265. Chidambarrao,Dureseti; Dokumaci,Omer H.; Gluschenkov,Oleg G., Silicon device on Si:C-OI and SGOI and method of manufacture.
  266. Ajmera, Atul C.; Baiocco, Christopher V.; Chen, Xiangdong; Gao, Wenzhi; Teh, Young Way, Spacer and process to enhance the strain in the channel with stress liner.
  267. Cole,Barrett E.; Higashi,Robert E.; Subramanian,Arunkumar; Krishnankutty,Subash, Spectrally tunable detector.
  268. Cole,Barrett E.; Higashi,Robert E.; Subramanian,Arunkumar; Krishnankutty,Subash, Spectrally tunable detector.
  269. de Souza, Joel P.; Hamaguchi, Masafumi; Ozcan, Ahmet S.; Sadana, Devendra K.; Saenger, Katherine L.; Wall, Donald R., Strain preserving ion implantation methods.
  270. Chan, Kevin K.; Chu, Jack O.; Rim, Kern; Shi, Leathen, Strained Si MOSFET on tensile-strained SiGe-on-insulator (SGOI).
  271. Chan,Kevin K.; Chan,Jack Q; Rim,Kern; Shi,Leathen, Strained Si MOSFET on tensile-strained SiGe-on-insulator (SGOI).
  272. Chan,Kevin K.; Chu,Jack O.; Rim,Kern; Shi,Leathen, Strained Si MOSFET on tensile-strained SiGe-on-insulator (SGOI).
  273. Chan,Kevin K.; Chu,Jack O.; Rim,Kern; Shi,Leathen, Strained Si MOSFET on tensile-strained SiGe-on-insulator (SGOI).
  274. Chidambarrao, Dureseti; Dokumaci, Omer H.; Gluschenkov, Oleg G.; Zhu, Huilong, Strained Si on multiple materials for bulk or SOI substrates.
  275. Chidambarrao,Dureseti; Dokumaci,Omer H.; Gluschenkov,Oleg G.; Zhu,Huilong, Strained Si on multiple materials for bulk or SOI substrates.
  276. Chidambarrao,Dureseti; Dokumaci,Omer H., Strained dislocation-free channels for CMOS and method of manufacture.
  277. Doris,Bruce B.; Chidambarrao,Dureseti; Ieong,MeiKei; Mandelman,Jack A., Strained finFET CMOS device structures.
  278. Chidambarrao,Dureseti; Dokumaci,Omer H.; Gluschenkov,Oleg G., Strained finFETs and method of manufacture.
  279. Cheng,Kangguo; Chidambarrao,Dureseti, Strained silicon on a SiGe on SOI substrate.
  280. Chidambarrao, Dureseti; Dokumaci, Omer H., Strained silicon on relaxed sige film with uniform misfit dislocation density.
  281. Bryant, Andres; Ouyang, Qiqing; Rim, Kern, Strained-silicon CMOS device and method.
  282. Bryant,Andres; Ouyang,Qiqing; Rim,Kern, Strained-silicon CMOS device and method.
  283. Chidambarrao, Dureseti; Henson, William K.; Rim, Kern; Wille, William C., Stress engineering using dual pad nitride with selective SOI device architecture.
  284. Chidambarrao,Dureseti; Henson,William K.; Rim,Kern; Wille,William C., Stress engineering using dual pad nitride with selective SOI device architecture.
  285. Zhu, Huilong; Wang, Jing, Stress-generating shallow trench isolation structure having dual composition.
  286. Zhu, Huilong; Wang, Jing, Stress-generating shallow trench isolation structure having dual composition.
  287. Zhu, Huilong; Wang, Jing, Stress-generating shallow trench isolation structure having dual composition.
  288. Zhu, Huilong; Greene, Brian J.; Chidambarrao, Dureseti; Freeman, Gregory G., Stress-generating structure for semiconductor-on-insulator devices.
  289. Zhu, Huilong; Greene, Brian J.; Chidambarrao, Dureseti; Freeman, Gregory G., Stress-generating structure for semiconductor-on-insulator devices.
  290. Doris,Bruce B.; Belyansky,Michael P.; Boyd,Diane C.; Chidambarrao,Dureseti; Gluschenkov,Oleg, Stressed semiconductor device structures having granular semiconductor material.
  291. Doris,Bruce B; Belyansky,Michael P; Boyd,Diane C; Chidambarrao,Dureseti; Gluschenkov,Oleg, Stressed semiconductor device structures having granular semiconductor material.
  292. Ramdani,Jamal; Hilt,Lyndee L., Structure and method for fabricating GaN devices utilizing the formation of a compliant substrate.
  293. Lawrence E. Lach ; Robert Lempkowski ; Tomasz L. Klosowiak ; Keryn Lian, Structure and method for fabricating an electro-optic system having an electrochromic diffraction grating.
  294. Chason, Marc; Gamota, Daniel, Structure and method for fabricating an electro-rheological lens.
  295. Emrick, Rudy M.; Bosco, Bruce Allen; Holmes, John E.; Franson, Steven James; Rockwell, Stephen Kent, Structure and method for fabricating configurable transistor devices utilizing the formation of a compliant substrate for materials used to form the same.
  296. Eisenbeiser, Kurt W.; Yu, Zhiyi; Droopad, Ravindranath, Structure and method for fabricating epitaxial semiconductor on insulator (SOI) structures and devices utilizing the formation of a compliant substrate for materials used to form same.
  297. Holm, Paige M.; Barenburg, Barbara Foley; Yamamoto, Joyce K.; Richard, Fred V., Structure and method for fabricating semiconductor microresonator devices.
  298. Lempkowski,Robert; Chason,Marc, Structure and method for fabricating semiconductor structures and devices for detecting an object.
  299. Tungare,Aroon; Klosowiak,Tomasz L., Structure and method for fabricating semiconductor structures and devices utilizing piezoelectric materials.
  300. Valliath, George, Structure and method for fabrication for a solid-state lighting device.
  301. Zhu,Huilong; Doris,Bruce B.; Oldiges,Philip J.; Ieong,Meikei; Yang,Min; Chen,Huajie, Structure and method for manufacturing planar strained Si/SiGe substrate with multiple orientations and different stress levels.
  302. Zhu,Huilong; Doris,Bruce B., Structure and method for manufacturing strained FINFET.
  303. Zhu,Huilong; Doris,Bruce B., Structure and method for manufacturing strained FINFET.
  304. Chan,Victor W. C.; Lee,Yong M.; Yang,Haining, Structure and method of applying stresses to PFET and NFET transistor channels for improved performance.
  305. Tungare, Aroon; Lian, Keryn; Lempkowski, Robert; Barenburg, Barbara Foley, Structure and method of fabrication for an optical switch.
  306. Cabral, Jr.,Cyril; Doris,Bruce B.; Kanarsky,Thomas S.; Liu,Xiao H.; Zhu,Huilong, Structure and method to generate local mechanical gate stress for MOSFET channel mobility modification.
  307. Cabral, Jr.,Cyril; Doris,Bruce B.; Kanarsky,Thomas S.; Liu,Xiao H.; Zhu,Huilong, Structure and method to generate local mechanical gate stress for MOSFET channel mobility modification.
  308. Yang,Haining S.; Zhu,Huilong, Structure and method to induce strain in a semiconductor device channel with stressed film under the gate.
  309. Chen,Xiangdong; Yang,Haining S., Structure and method to optimize strain in CMOSFETs.
  310. Yang, Haining; Li, Wai-Kin, Structure and method to use low k stress liner to reduce parasitic capacitance.
  311. Emrick, Rudy M.; Rockwell, Stephen Kent; Holmes, John E., Structure for fabricating high electron mobility transistors utilizing the formation of complaint substrates.
  312. Cheng,Kangguo; Chidambarrao,Dureseti; Divakaruni,Rama; Gluschenkov,Oleg G., Structure of vertical strained silicon devices.
  313. Zhu, Huilong; Bedell, Steven W.; Doris, Bruce B.; Zhang, Ying, Structures and methods for making strained MOSFETs.
  314. Zhu,Hiulong; Bedell,Steven W.; Doris,Bruce B.; Zhang,Ying, Structures and methods for making strained MOSFETs.
  315. Zhu,Huilong; Doris,Bruce B.; Chen,Huajie, Structures and methods for manufacturing of dislocation free stressed channels in bulk silicon and SOI CMOS devices by gate stress engineering with SiGe and/or Si:C.
  316. Zhu, Huilong; Doris, Bruce B.; Chen, Huajie, Structures and methods for manufacturing of dislocation free stressed channels in bulk silicon and SOI MOS devices by gate stress engineering with SiGe and/or Si:C.
  317. Zhu,Huilong, Structures and methods for manufacturing p-type MOSFET with graded embedded silicon-germanium source-drain and/or extension.
  318. Emerson, David T., Substrate buffer structure for group III nitride devices.
  319. Dwilinski, Robert; Doradzinski, Roman; Garczynski, Jerzy; Sierzputowski, Leszek; Kanbara, Yasuo, Substrate for epitaxy and method of preparing the same.
  320. Munns,Gordon, Super lattice modification of overlying transistor.
  321. Taniguchi, Satoshi; Yokozeki, Mikihiro; Miyashita, Hiroko; Suzuki, Toshi-kazu, Thin film transistor, display device, and electronic device.
  322. Cox,James A.; Cole,Barrett E., Tunable laser fluid sensor.
  323. Bedell,Stephen W.; Domenicucci,Anthony G.; Fogel,Keith E.; Leobandung,Effendi; Sadana,Devendra K., Ultra-thin, high quality strained silicon-on-insulator formed by elastic strain transfer.
  324. Bedell,Stephen W.; Domenicucci,Anthony G.; Fogel,Keith E.; Leobandung,Effendi; Sadana,Devendra K., Ultra-thin, high quality strained silicon-on-insulator formed by elastic strain transfer.
  325. Sannikov, Denis, Ultraviolet light emitting apparatus.
  326. Wang Nang Wang GB; Yurii Georgievich Shreter RU; Yurii Toomasovich Rebane RU, Unipolar light emitting devices based on III-nitride semiconductor superlattices.
  327. Doverspike, Kathleen Marie; Edmond, John Adam; Kong, Hua-shuang; Dieringer, Heidi Marie; Slater, Jr., David B., Vertical geometry InGaN LED.
  328. Doverspike, Kathleen Marie; Edmond, John Adam; Kong, Hua-shuang; Dieringer, Heidi Marie; Slater, Jr., David B., Vertical geometry InGaN LED.
  329. Doverspike, Kathleen Marie; Edmond, John Adam; Kong, Hua-shuang; Dieringer, Heidi Marie; Slater, Jr., David B., Vertical geometry InGaN LED.
  330. Doverspike,Kathleen Marie; Edmond,John Adam; Kong,Hua shuang; Dieringer,Heidi Marie; Slater, Jr.,David B., Vertical geometry InGaN LED.
  331. Kathleen Marie Doverspike ; John Adam Edmond ; Hua-shuang Kong ; Heidi Marie Dieringer ; David B. Slater, Jr., Vertical geometry ingan LED.
  332. Henry W. White ; Shen Zhu ; Yungryel Ryu, Zinc oxide films containing P-type dopant and process for preparing same.
  333. White Henry W. ; Zhu Shen ; Ryu Yungryel, Zinc oxide films containing P-type dopant and process for preparing same.
  334. White, Henry W.; Zhu, Shen; Ryu, Yungryel, Zinc oxide films containing p-type dopant and process for preparing same.
  335. Zhu, Huilong; Luo, Zhijiong, finFET structure with multiply stressed gate electrode.
  336. Murai, Shunsuke; Murakami, Masanori; Koide, Yasuo; Shibata, Naoki, n-Electrode for III group nitride based compound semiconductor element.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로