$\require{mediawiki-texvc}$
  • 검색어에 아래의 연산자를 사용하시면 더 정확한 검색결과를 얻을 수 있습니다.
  • 검색연산자
검색연산자 기능 검색시 예
() 우선순위가 가장 높은 연산자 예1) (나노 (기계 | machine))
공백 두 개의 검색어(식)을 모두 포함하고 있는 문서 검색 예1) (나노 기계)
예2) 나노 장영실
| 두 개의 검색어(식) 중 하나 이상 포함하고 있는 문서 검색 예1) (줄기세포 | 면역)
예2) 줄기세포 | 장영실
! NOT 이후에 있는 검색어가 포함된 문서는 제외 예1) (황금 !백금)
예2) !image
* 검색어의 *란에 0개 이상의 임의의 문자가 포함된 문서 검색 예) semi*
"" 따옴표 내의 구문과 완전히 일치하는 문서만 검색 예) "Transform and Quantization"

특허 상세정보

FPGA virtual computer for executing a sequence of program instructions by successively reconfiguring a group of FPGA in

국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판) G06F-019/00   
미국특허분류(USC) 395/500
출원번호 US-0685158 (1996-07-23)
발명자 / 주소
출원인 / 주소
인용정보 피인용 횟수 : 207  인용 특허 : 6
초록

An array of FPGAs change their configurations successively during performance of successive user-defined algorithms. Adjacent FPGAs are connected through external field programmable interconnection devices (FPINs) or cross-bar switches. The array includes a processor-like device capable of performing the computations necessary to reconfigure the FPGAs in the array in accordance with the next algorithm to be performed. Preferably, this processor-like device is itself a “control”array of interconnected FPGAs which have been configured to emulate a selected...

대표
청구항

A computer, comprising: a plurality of field programmable gates (FPGs); a plurality of control field programmable gates (control FPGs), comprising: (a) a first group of gates comprising means for generating from each one of a succession of predetermined computing operations a plurality of logic configurations corresponding to said plurality of FPGs, each of said logic configurations defining (a) an internal logic structure of a corresponding one of said FPGs and (b) external connections between said corresponding FPG and others of said FPGs, whereby to g...

이 특허를 인용한 특허 피인용횟수: 207

  1. Ramchandran, Amit. Adaptable datapath for a digital processing system. USP2013028380884.
  2. Ramchandran, Amit. Adaptable datapath for a digital processing system. USP2015049015352.
  3. Ramchandran, Amit. Adaptable datapath for a digital processing system. USP2014048706916.
  4. Ramchandran, Amit. Adaptable datapath for a digital processing system. USP2009107606943.
  5. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter J.. Adaptive integrated circuitry with heterogeneous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements. USP2015109164952.
  6. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter J.. Adaptive integrated circuitry with heterogeneous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements. USP2013098543795.
  7. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter James. Adaptive integrated circuitry with heterogeneous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements. USP2013098533431.
  8. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter James. Adaptive integrated circuitry with heterogenous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements. USP2013098543794.
  9. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter James. Adaptive processor for performing an operation with simple and complex units each comprising configurably interconnected heterogeneous elements. USP2013018356161.
  10. Master, Paul L.; Uvacek, Bohumir. Apparatus and method for adaptive multimedia reception and transmission in communication environments. USP2015049002998.
  11. Master, Paul L.; Smith, Stephen J.; Watson, John. Apparatus, method, system and executable module for configuration and operation of adaptive integrated circuitry having fixed, application specific computational elements. USP2016059330058.
  12. Master, Paul L.; Smith, Stephen J.; Watson, John. Apparatus, method, system and executable module for configuration and operation of adaptive integrated circuitry having fixed, application specific computational elements. USP2014118880849.
  13. Master, Paul L.; Smith, Stephen J.; Watson, John. Apparatus, method, system and executable module for configuration and operation of adaptive integrated circuitry having fixed, application specific computational elements. USP2012088250339.
  14. Master, Paul L.; Smith, Stephen J.; Watson, John. Apparatus, system and method for configuration of adaptive integrated circuitry having fixed, application specific computational elements. USP2017039594723.
  15. Master, Paul L.; Smith, Stephen J.; Watson, John. Apparatus, system and method for configuration of adaptive integrated circuitry having heterogeneous computational elements. USP2012078225073.
  16. Panesar, Gajinder Singh. Application specific processor (ASP). USP2004026697774.
  17. Heidari, Ghobad; Chang, Kuor Hsin; Master, Paul L.; Hogenauer, Eugene B.; Scheuermann, Walter James. Communications module, device, and method for implementing a system acquisition function. USP2009117620097.
  18. Casselman Steven M.. Computer network of distributed virtual computers which are EAC reconfigurable in response to instruction to be executed. USP1998095802290.
  19. Master, Paul L.; Watson, John. Configurable hardware based digital imaging apparatus. USP2009107609297.
  20. Guccione Steven A. ; Levi Delon. Configuration of programmable logic devices with routing core generators. USP2001046216259.
  21. Gonzalez, Ricardo E.; Rudell, Richard L.; Ghosh, Abhijit; Wang, Albert R.. Configuring a multi-processor system. USP2011088001266.
  22. Chen, Doris Tzu-Lang; Singh, Deshanand. Configuring a programmable device using high-level language. USP2015028959469.
  23. Chen, Doris Tzu-Lang; Singh, Deshanand. Configuring a programmable device using high-level language. USP2016099449132.
  24. Scheuermann, W. James; Hogenauer, Eugene B.. Control node for multi-core system. USP20190110185502.
  25. Mirsky,Ethan; French,Robert; Eslick,Ian. Controlling multiple context processing elements based on transmitted message containing configuration data, address mask, and destination indentification. USP2007037188192.
  26. Schroeder, Charles G.; Graf, Christopher F.; Nishiguchi, Ciro T.; D'Souza, Nigel G.; Baker, Daniel J.; Magruder, Thomas D.. Customizing code modules of software and programmable hardware for a test instrument. USP2014078788882.
  27. Schroeder, Charles G.; Graf, Christopher F.; Nishiguchi, Ciro T.; D'Souza, Nigel G.; Baker, Daniel J.; Magruder, Thomas D.. Customizing operation of a test instrument based on information from a system under test. USP2015099135131.
  28. Burger, Douglas C.; Putnam, Andrew R.; Heil, Stephen F.. Data processing system having a hardware acceleration plane and a software plane. USP2017109792154.
  29. Trimberger Stephen M.. Data processing system using a flash reconfigurable logic device as a dynamic execution unit for a sequence of instructions. USP2000026023564.
  30. Trimberger Stephen M.. Data processing system using configuration select logic, an instruction store, and sequencing logic during instruction execution. USP2000086105105.
  31. Andrade,Hugo A.; Odom,Brian Keith; Butler,Cary Paul; Peck,Joseph E.; Petersen,Newton G.. Debugging a program intended to execute on a reconfigurable device using a test feed-through configuration. USP2006047024660.
  32. Williams,Kenneth M; Wang,Albert. Defining instruction extensions in a standard programming language. USP2008057373642.
  33. Panesar, Gajinder Singh. Design of an application specific processor (ASP). USP2005066904398.
  34. Panesar, Gajinder Singh. Design of an application specific processor (ASP). USP2005086937973.
  35. Mohammed, Haneef; Griffin, Jack. Development, programming, and debugging environment. USP2017029575748.
  36. Baxter Michael A.. Dynamically reconfigurable computing using a processing unit having changeable internal hardware organization. USP2001016182206.
  37. Johnson, Scott D.. Extension adapter. USP2009097590829.
  38. Furtek, Frederick Curtis; Master, Paul L.. External memory controller. USP2012098266388.
  39. Furtek, Frederick Curtis; Master, Paul L.. External memory controller node. USP2014078769214.
  40. Furtek, Fredrick Curtis; Master, Paul L.. External memory controller node. USP2011077984247.
  41. Furtek, Fredrick Curtis; Master, Paul L.. External memory controller node. USP2011077979646.
  42. Southgate Timothy James. FPGA based configurable CPU additionally including second programmable section for implementation of custom hardware su. USP1999105968161.
  43. Fallside Hamish T. ; Smith Michael J. S.. FPGA-based communications access point and system for reconfiguration. USP2001126326806.
  44. Kodosky, Jeffrey L.; Andrade, Hugo; Odom, Brian K.; Butler, Cary P.. Generating a hardware description of a block diagram model for implementation on programmable hardware. USP2009077558711.
  45. Kodosky,Jeffrey L.; Andrade,Hugo; Odom,Brian K.; Butler,Cary P.. Graphical program having a timing specification and method for conversion into a hardware implementation. USP2006016983228.
  46. Kodosky, Jeffrey L.; Andrade, Hugo; Odom, Brian K.; Butler, Cary P.. Graphical program with various function icons and method for conversion into hardware implementation. USP2005106954724.
  47. Dye, Robert E.; Shah, Darshan; Rogers, Steve; Richardson, Greg; Luick, Dean A.. Graphical programming system with block diagram execution and distributed user interface display. USP2013098533670.
  48. Dye, Robert E.; Shah, Darshan; Rogers, Steve; Richardson, Greg; Luick, Dean A.. Graphical programming system with distributed block diagram execution and front panel display. USP2004106802053.
  49. Chiou, Derek T.; Lanka, Sitaram V.; Burger, Douglas C.. Handling tenant requests in a system that uses hardware acceleration components. USP20190210198294.
  50. Scheuermann,Walter James. Hardware implementation of the secure hash standard. USP2009027489779.
  51. Scheuermann, W. James; Hogenauer, Eugene B.. Hardware task manager. USP2017059665397.
  52. Scheuermann, W. James; Hogenauer, Eugene B.. Hardware task manager. USP2012068200799.
  53. Scheuermann, W. James; Hogenauer, Eugene B.. Hardware task manager. USP2010017653710.
  54. Scheuermann, W. James; Hogenauer, Eugene B.. Hardware task manager. USP2014078782196.
  55. Johnson Mark B.. High density and high speed magneto-electronic logic family. USP2000106140838.
  56. Johnson Mark B.. High density and high speed magneto-electronic logic family. USP2001096288565.
  57. Parsons, Scott; Taylor, David E.; Schuehler, David Vincent; Franklin, Mark A.; Chamberlain, Roger D.. High speed processing of financial information using FPGA devices. USP2013038407122.
  58. Parsons, Scott; Taylor, David E.; Schuehler, David Vincent; Franklin, Mark A.; Chamberlain, Roger D.. High speed processing of financial information using FPGA devices. USP2013078478680.
  59. Parsons, Scott; Taylor, David E.; Schuehler, David Vincent; Franklin, Mark A.; Chamberlain, Roger D.. High speed processing of financial information using FPGA devices. USP2013068458081.
  60. Parsons, Scott; Taylor, David E.; Schuehler, David Vincent; Franklin, Mark A.; Chamberlain, Roger D.. High speed processing of financial information using FPGA devices. USP2017069672565.
  61. Parsons, Scott; Taylor, David E.; Schuehler, David Vincent; Franklin, Mark A.; Chamberlain, Roger D.. High speed processing of financial information using FPGA devices. USP20190110169814.
  62. Parsons, Scott; Taylor, David E.; Schuehler, David Vincent; Franklin, Mark A.; Chamberlain, Roger D.. High speed processing of financial information using FPGA devices. USP2014028655764.
  63. Parsons, Scott; Taylor, David E.; Schuehler, David Vincent; Franklin, Mark A.; Chamberlain, Roger D.. High speed processing of financial information using FPGA devices. USP2013118595104.
  64. Parsons, Scott; Taylor, David E.; Schuehler, David Vincent; Franklin, Mark A.; Chamberlain, Roger D.. High speed processing of financial information using FPGA devices. USP2017029582831.
  65. Parsons, Scott; Taylor, David E.; Schuehler, David Vincent; Franklin, Mark A.; Chamberlain, Roger D.. High speed processing of financial information using FPGA devices. USP2014018626624.
  66. Parsons, Scott; Taylor, David E.; Schuehler, David Vincent; Franklin, Mark A.; Chamberlain, Roger D.. High speed processing of financial information using FPGA devices. USP2013128600856.
  67. Parsons, Scott; Taylor, David E.; Schuehler, David Vincent; Franklin, Mark A.; Chamberlain, Roger D.. High speed processing of financial information using FPGA devices. USP2018039916622.
  68. Gilson, Kent L.. Hypercomputer. USP2003096622233.
  69. Gilson,Kent L.. Hypercomputer. USP2006057051185.
  70. Kodosky, Jeffrey L.; Andrade, Hugo; Odom, Brian K.; Butler, Cary P.. Implementing a data flow block diagram having a control flow node on a programmable hardware element. USP2010047707014.
  71. Kodosky,Jeffrey L.; Andrade,Hugo; Odom,Brian K.; Butler,Cary P.. Implementing a model on programmable hardware. USP2007027177786.
  72. Stamm, Reto; McGloin, Ciaran; McNicholl, David. Instruction processor and programmable logic device cooperative computing arrangement and method. USP2005066912706.
  73. Williams,Kenneth Mark; Johnson,Scott Daniel; McNamara,Bruce Saylors; Wang,Albert RenRui. Instruction set for efficient bit stream and byte stream I/O. USP2008097421561.
  74. Daffron, Christopher Joseph. Integrated circuit microprocessor that constructs, at run time, integrated reconfigurable logic into persistent finite state machines from pre-compiled machine code instruction sequences. USP2011098024548.
  75. Chamberlain, Roger D.; Brink, Benjamin M.; White, Jason R.; Franklin, Mark A.; Cytron, Ron K.. Intelligent data storage and processing using FPGA devices. USP2013128620881.
  76. Chamberlain, Roger D.; Franklin, Mark Allen; Indeck, Ronald S.; Cytron, Ron K.; Cholleti, Sharath R.. Intelligent data storage and processing using FPGA devices. USP2018029898312.
  77. Chamberlain, Roger D.; Franklin, Mark Allen; Indeck, Ronald S.; Cytron, Ron K.; Cholleti, Sharath R.. Intelligent data storage and processing using FPGA devices. USP2015119176775.
  78. Chamberlain, Roger D.; Franklin, Mark Allen; Indeck, Ronald S.; Cytron, Ron K.; Cholleti, Sharath R.. Intelligent data storage and processing using FPGA devices. USP2014078768888.
  79. Chamberlain, Roger D.; Franklin, Mark Allen; Indeck, Ronald S.; Cytron, Ron K.; Cholleti, Sharath R.. Intelligent data storage and processing using FPGA devices. USP2014068751452.
  80. Parsons, Scott; Taylor, David E.; Indeck, Ronald S.. Intelligent feed switch. USP2018069990393.
  81. Guccione Steven A.. Interactive dubug tool for programmable circuits. USP2001046212650.
  82. Ngai, Tony; Pedersen, Bruce; Shumarayev, Sergey; Schleicher, James; Huang, Wei-Jen; Hutton, Michael; Maruri, Victor; Patel, Rakesh; Kazarian, Peter J.; Leaver, Andrew; Mendel, David W.; Park, Jim. Interconnection and input/output resources for programmable logic integrated circuit devices. USP2010117839167.
  83. Ngai,Tony; Pedersen,Bruce; Shumarayev,Sergey; Schleicher,James; Huang,Wei Jen; Hutton,Michael; Maruri,Victor; Patel,Rakesh; Kazarian,Peter J.; Leaver,Andrew; Mendel,David W.; Park,Jim. Interconnection and input/output resources for programmable logic integrated circuit devices. USP2009027492188.
  84. Ngai,Tony; Pedersen,Bruce; Shumarayev,Sergey; Schleicher,James; Huang,Wei Jen; Maruri,Victor; Patel,Rakesh. Interconnection and input/output resources for programmable logic integrated circuit devices. USP2008017317332.
  85. Shui, Yaxin; Terry, Phil; Robertson, Kevin; Hong, Quang; Vuong, Bao K.. Interface device for interfacing a main processor to processing engines and classifier engines, and methods for configuring and operating interface devices. USP2012058190858.
  86. Andre DeHon ; Ethan Mirsky ; Thomas F. Knight, Jr.. Intermediate-grain reconfigurable processing device. USP2002126496918.
  87. DeHon Andre ; Mirsky Ethan ; Knight ; Jr. Thomas F.. Intermediate-grain reconfigurable processing device. USP2001076266760.
  88. DeHon Andre ; Mirsky Ethan ; Knight ; Jr. Thomas F.. Intermediate-grain reconfigurable processing device. USP1999095956518.
  89. DeHon, Andre; Mirsky, Ethan; Knight, Jr., Thomas F.. Intermediate-grain reconfigurable processing device. USP2004016684318.
  90. Mirsky, Ethan; French, Robert; Eslick, Ian. Local control of multiple context processing elements with configuration contexts. USP2004066751722.
  91. Mirsky, Ethan; French, Robert; Eslick, Ian. Local control of multiple context processing elements with major contexts and minor contexts. USP2003046553479.
  92. Gonzalez,Ricardo E.; Johnson,Scott; Taylor,Derek. Long instruction word processing with instruction extensions. USP2008087418575.
  93. Sambhwani, Sharad; Heidari, Ghobad. Low I/O bandwidth method and system for implementing detection and identification of scrambling codes. USP2013058442096.
  94. Sambhwani, Sharad; Heidari, Ghobad. Low I/O bandwidth method and system for implementing detection and identification of scrambling codes. USP2010027668229.
  95. Sambhwani,Sharad; Heidari,Ghobad. Low I/O bandwidth method and system for implementing detection and identification of scrambling codes. USP2009037512173.
  96. Wett Thomas E.. MX bus translation to new system bus protocol. USP1999025872945.
  97. Lawman Gary R. ; Linoff Joseph D. ; Wasson Stephen L.. Memory map computer control system for programmable ICS. USP2000096118938.
  98. Baxter,Michael A.. Meta-address architecture for parallel, dynamically reconfigurable computing. USP2009027493472.
  99. Khandekar Narendra N. ; Clohset Steven. Method and apparatus for communicating a configuration sequence throughout an integrated circuit chip. USP2001066243810.
  100. Mirsky Ethan A.. Method and apparatus for configuring arbitrary sized data paths comprising multiple context processing elements. USP2001056226735.
  101. Mirsky, Ethan A.. Method and apparatus for configuring arbitrary sized data paths comprising multiple context processing elements. USP2003076591357.
  102. Mirsky,Ethan A.. Method and apparatus for configuring arbitrary sized data paths comprising multiple context processing elements. USP2008127464251.
  103. Mirsky Ethan ; French Robert ; Eslick Ian. Method and apparatus for controlling configuration memory contexts of processing elements in a network of multiple cont. USP1999065915123.
  104. Ethan Mirsky ; Robert French ; Ian Eslick. Method and apparatus for controlling contexts of multiple context processing elements in a network of multiple context processing elements. USP2002096457116.
  105. Burke, David. Method and apparatus for executing standard functions in a computer system using a field programmable gate array. USP2004036704816.
  106. Taylor, David E.; Parsons, Scott; Whatley, Jeremy Walter; Bradley, Richard; Gyang, Kwame; DeWulf, Michael. Method and apparatus for high-speed processing of financial market depth data. USP2014078768805.
  107. Taylor, David E.; Parsons, Scott; Whatley, Jeremy Walter; Bradley, Richard; Gyang, Kwame; DeWulf, Michael. Method and apparatus for high-speed processing of financial market depth data. USP2014068762249.
  108. Taylor, David E.; Parsons, Scott; Whatley, Jeremy Walter; Bradley, Richard; Gyang, Kwame; DeWulf, Michael. Method and apparatus for high-speed processing of financial market depth data. USP20180810062115.
  109. Taylor, David; Parsons, Scott. Method and apparatus for managing orders in financial markets. USP20180710037568.
  110. Buhler, Jeremy Daniel; Chamberlain, Roger Dean; Franklin, Mark Allen; Gyang, Kwame; Jacob, Arpith Chacko; Krishnamurthy, Praveen; Lancaster, Joseph Marion. Method and apparatus for performing similarity searching. USP2013088515682.
  111. Buhler, Jeremy Daniel; Chamberlain, Roger Dean; Franklin, Mark Allen; Gyang, Kwame; Jacob, Arpith Chacko; Krishnamurthy, Praveen; Lancaster, Joseph Marion. Method and apparatus for performing similarity searching. USP2017019547680.
  112. Mirsky Ethan ; French Robert ; Eslick Ian. Method and apparatus for position independent reconfiguration in a network of multiple context processing elements. USP2000086108760.
  113. Blodget, Brandon J.. Method and apparatus for pre-routing dynamic run-time reconfigurable logic cores. USP2003016510546.
  114. Guccione Steven A.. Method and apparatus for remotely probing and stimulating a programmable logic device. USP2000116144933.
  115. Mirsky Ethan ; French Robert ; Eslick Ian. Method and apparatus for retiming in a network of multiple context processing elements. USP2000096122719.
  116. Mirsky, Ethan; French, Robert; Eslick, Ian. Method and apparatus for retiming in a network of multiple context processing elements. USP2003026526498.
  117. Mirsky,Ethan; French,Robert; Eslick,Ian. Method and apparatus for retiming in a network of multiple context processing elements. USP2007097266672.
  118. Master, Paul L.. Method and system for achieving individualized protected space in an operating system. USP2010027660984.
  119. Master, Paul L.. Method and system for creating and programming an adaptive computing engine. USP2011017865847.
  120. Indeck, Ronald S.; Singla, Naveen; Taylor, David E.. Method and system for high performance data metatagging and data indexing using coprocessors. USP2012128326819.
  121. Indeck, Ronald S.; Singla, Naveen; Taylor, David E.. Method and system for high performance pattern indexing. USP2016049323794.
  122. Singla, Naveen; Parsons, Scott; Franklin, Mark A.; Taylor, David E.. Method and system for high speed options pricing. USP2014098843408.
  123. Lien, Scott Te-Sheng; Hubbard, John R.. Method and system for integrating a program and a processor into an application specific processor. USP2005126981232.
  124. Taylor, David E.; Singla, Naveen; Brodie, Benjamin C.; McVicar, Nathaniel Sutton; Thiel, Justin Ryan; Indeck, Ronald S.. Method and system for low latency basket calculation. USP20190310229453.
  125. Plunkett, Robert T.; Heidari, Ghobad; Master, Paul L.. Method and system for managing hardware resources to implement system functions using an adaptive computing architecture. USP2015059037834.
  126. Plunkett, Robert T.; Heidari, Ghobad; Master, Paul L.. Method and system for managing hardware resources to implement system functions using an adaptive computing architecture. USP2016079396161.
  127. Plunkett, Robert T.; Heidari, Ghobad; Master, Paul L.. Method and system for managing hardware resources to implement system functions using an adaptive computing architecture. USP2013118589660.
  128. Plunkett, Robert T.; Heidari, Ghobad; Master, Paul L.. Method and system for managing hardware resources to implement system functions using an adaptive computing architecture. USP2010077752419.
  129. Scheuermann, W. James. Method and system for reconfigurable channel coding. USP2014078767804.
  130. Scheuermann, W. James. Method and system for reconfigurable channel coding. USP2012088249135.
  131. Scheuermann, W. James. Method and system for reconfigurable channel coding. USP2010107809050.
  132. Scheuermann, W. James. Method and system for reconfigurable channel coding. USP2010107822109.
  133. Lawman Gary R. ; Linoff Joseph D. ; Wells Robert W.. Method for configuring circuits over a data communications link. USP2001116324672.
  134. Lawman Gary R. ; Linoff Joseph D. ; Wells Robert W.. Method for configuring circuits over a data communications link. USP2000026023565.
  135. Smith,Stephen J; Southgate,Timothy J. Method for managing resources in a reconfigurable computer having programmable logic resources where automatically swapping configuration data between a secondary storage device and the programmable . USP2007017171548.
  136. Guccione, Steven A.. Method of configuring FPGAS for dynamically reconfigurable computing. USP2003046557156.
  137. Guccione Steven A.. Method of designing FPGAs for dynamically reconfigurable computing. USP2000066078736.
  138. Master,Paul L.; Hogenauer,Eugene; Wu,Bicheng William; Chuang,Dan MingLun; Freeman Benson,Bjorn. Method, system and program for developing and scheduling adaptive integrated circuity and corresponding control or configuration information. USP2009017478031.
  139. Barnett Philip C.,GBX. Microcontroller incorporating an enhanced peripheral controller for automatic updating the configuration date of multiple peripherals by using a ferroelectric memory array. USP2000116145020.
  140. Johnson, Mark B.. Multi-bit spin memory. USP2009087570510.
  141. Kassas, Zaher; Lewis, James M.. Multi-channel algorithm infrastructure for programmable hardware elements. USP2012028122238.
  142. Mirsky,Ethan; French,Robert; Eslick,Ian. Multi-channel bi-directional bus network with direction sideband bit for multiple context processing elements. USP2006016990566.
  143. Chow, Paul. Multi-processor reconfigurable computing system. USP2010087779177.
  144. Sierer, Brian; Ranganathan, Ganesh; Pasquarette, John; Fuller, III, David W; Peck, Joseph E.; Novacek, Matthew; Andrade, Hugo A.. Network based configuration of a system using software programs generated based on a user specification. USP2013018352209.
  145. Jacobson,Neil G.. Network based diagnostic system and method for programmable hardware. USP2006117133822.
  146. Jacobson,Neil G.. Network based diagnostic system and method for software reconfigurable systems. USP2006037020598.
  147. Guccione Steven A.. Network configuration of programmable circuits. USP1999115995744.
  148. Sierer, Brian; Ranganathan, Ganesh; Pasquarette, John; Fuller, III, David W; Peck, Joseph E.; Novacek, Matthew; Andrade, Hugo A.. Network-based system for automatically generating a graphical program based on user supplied measurement task requirements. USP2011118050882.
  149. Peck,Joseph E.; Novacek,Matthew; Andrade,Hugo A.; Petersen,Newton G.; Ranganathan,Ganesh; Sierer,Brian; Pasquarette,John. Network-based system for configuring a programmable hardware element in a measurement system using hardware configuration programs generated based on a user specification. USP2006037016811.
  150. Sierer, Brian; Ranganathan, Ganesh; Pasquarette, John; Fuller, III, David W; Peck, Joseph E.; Novacek, Matthew; Andrade, Hugo A.. Network-based system for configuring a system using software programs generated based on a user specification. USP2009127630854.
  151. Sierer, Brian; Ranganathan, Ganesh; Pasquarette, John; Fuller, III, David W; Peck, Joseph E.; Novacek, Matthew; Andrade, Hugo A.. Network-based system for configuring a system using software programs generated based on a user specification. USP2009057536269.
  152. Parsons, Scott; Taylor, David E.; Indeck, Ronald S.. Offload processing of data packets containing financial market data. USP20181110121196.
  153. Dervisoglu, Bulent; Cooke, Laurence H.; Arat, Vacit. On-chip service processor. USP2015038996938.
  154. Chiou, Derek T.; Lanka, Sitaram V.; Caulfield, Adrian M.; Putnam, Andrew R.; Burger, Douglas C.. Partially reconfiguring acceleration components. USP20190210216555.
  155. Allen Ernest. Process for programming PLDs and embedded non-volatile memories. USP2000106134703.
  156. Master, Paul L.. Profiling of software and circuit designs utilizing data operation analyses. USP2012098276135.
  157. Arnold, Jeffrey Mark; Banta, Gareld Howard; Johnson, Scott Daniel; Wang, Albert R.. Programmable logic configuration for instruction extensions. USP2009107610475.
  158. Schmit,Herman. Programmable pipeline fabric utilizing partially global configuration buses. USP2007087263602.
  159. Rupp Charle R.. Reconfigurable computer architecture for use in signal processing applications. USP1998075784636.
  160. Ishebabi, Harold. Reconfigurable computing system and method of developing application for deployment on the same. USP2013018364946.
  161. Inuo, Takeshi. Reconfigurable electric computer, semiconductor integrated circuit and control method, program generation method, and program for creating a logic circuit from an application program. USP2009107603542.
  162. Odom,Brian Keith; Peck,Joseph E.; Andrade,Hugo A.; Butler,Cary Paul; Truchard,James J.; Petersen,Newton G.; Novacek,Matthew. Reconfigurable measurement system utilizing a programmable hardware element and fixed hardware resources. USP2006087085670.
  163. Iwasaki,Tatsuya. Reconfigurable optoelectronic circuit. USP2007047200293.
  164. Nickolls, John R.; Johnson, Scott D.; Williams, Mark; Mirsky, Ethan; Kirthiranjan, Kambdur; Pant, Amrit Raj; Madar, III, Lawrence J.. Reconfigurable processing system and method. USP2005106959378.
  165. Smith, Stephen J.; Southgate, Timothy J.. Reconfigurable programmable logic device computer system. USP2003126658564.
  166. Andrade,Hugo A.; Odom,Brian Keith; Ryan,Arthur. Reconfigurable test system. USP2006127152027.
  167. Ryan Arthur ; Andrade Hugo. Reconfigurable test system. USP2001106311149.
  168. Lanka, Sitaram V.; Caulfield, Adrian M.; Chung, Eric S.; Putnam, Andrew R.; Burger, Douglas C.; Chiou, Derek T.. Reconfiguring an acceleration component among interconnected acceleration components. USP20180710027543.
  169. Ramesh, Tirumale K.. Scalable FPGA fabric architecture with protocol converting bus interface and reconfigurable communication path to SIMD processing elements. USP2009077568085.
  170. Schultz, Kevin L.; Steger, Perry; Breyer, Stefanie. Smart camera with a plurality of slots for modular expansion capability through a variety of function modules connected to the smart camera. USP2009057532249.
  171. Schultz,Kevin L.; Steger,Perry; Breyer,Stefanie. Smart camera with a plurality of slots for modular expansion capability through a variety of function modules connected to the smart camera. USP2008027327396.
  172. Schultz, Kevin L.; Steger, Perry; Breyer, Stefanie. Smart camera with modular expansion capability including a function module that performs image processing. USP2010097791671.
  173. Metzgen, Paul. Software-to-hardware compiler. USP2013068473926.
  174. Metzgen,Paul. Software-to-hardware compiler. USP2007057219342.
  175. Metzgen,Paul. Software-to-hardware compiler. USP2007087257780.
  176. Metzgen, Paul. Software-to-hardware compiler with symbol set inference analysis. USP2012128332831.
  177. Metzgen, Paul. Software-to-hardware compiler with symbol set inference analysis. USP2015018930922.
  178. Metzgen,Paul. Software-to-hardware compiler with symbol set inference analysis. USP2008037343594.
  179. Kodosky, Jeffrey L.; Andrade, Hugo; Odom, Brian K.; Butler, Cary P.. Specifying and targeting portions of a graphical program for execution by multiple targets. USP2005086934668.
  180. Kodosky, Jeffrey L.; Andrade, Hugo; Odom, Brian K.; Butler, Cary P.. Specifying and targeting portions of a graphical program for real-time response. USP2005116961686.
  181. Kodosky,Jeffrey L.; Andrade,Hugo; Odom,Brian K.; Butler,Cary P.. Specifying portions of a graphical program for respective execution by a processor and a programmable hardware element. USP2006016993466.
  182. Johnson,Mark B.. Spin based electronic device. USP2007127309888.
  183. Johnson,Mark B.. Spin based magnetic sensor. USP2007127307875.
  184. Johnson,Mark B.. Spin based memory coupled to CMOS amplifier. USP2008037339819.
  185. Johnson, Mark B.. Spin memory with write pulse. USP2009097596018.
  186. Master,Paul L.; Watson,John. Storage and delivery of device features. USP2009027493375.
  187. Ramesh,Tirumale K.. Super-reconfigurable fabric architecture (SURFA): a multi-FPGA parallel processing architecture for COTS hybrid computing framework. USP2007117299339.
  188. Kodosky, Jeffrey L.; Andrade, Hugo; Odom, Brian K.; Butler, Cary P.. System and method for configuring a device to perform measurement functions utilizing conversion of graphical programs into hardware implementations. USP2005086934667.
  189. Chandhoke, Sundeep; Vazquez, Nicolas; Schultz, Kevin L.. System and method for configuring a hardware device to execute a prototype. USP2014018640027.
  190. Peck,Joseph E.; Novacek,Matthew; Andrade,Hugo A.; Petersen,Newton G.. System and method for configuring a reconfigurable system. USP2007107290244.
  191. Kodosky Jeffrey L. ; Andrade Hugo ; Odom Brian K. ; Butler Cary P.. System and method for configuring an instrument to perform measurement functions utilizing conversion of graphical programs into hardware implementations. USP2001046219628.
  192. Kodosky, Jeffrey L.; Andrade, Hugo; Odom, Brian Keith; Butler, Cary Paul; Schultz, Kevin L.. System and method for configuring an instrument to perform measurement functions utilizing conversion of graphical programs into hardware implementations. USP2004086784903.
  193. Kodosky,Jeffrey L.; Andrade,Hugo; Odom,Brian K.; Butler,Cary P.. System and method for converting a graphical program including a structure node into a hardware implementation. USP2006037010470.
  194. Schultz, Kevin L.; Kodosky, Jeffrey L.; Andrade, Hugo; Odom, Brian Keith; Butler, Cary Paul. System and method for deploying a graphical program on an image acquisition device. USP2005116971066.
  195. Master, Paul L.; Watson, John. System for adapting device standards after manufacture. USP2009107602740.
  196. Master, Paul L.; Watson, John. System for authorizing functionality in adaptable hardware devices. USP201109E042743.
  197. De Oliveira Kastrup Pereira, Bernardo; Bink, Adrianus J.; Hoogerbrugge, Jan. System for executing computer program using a configurable functional unit, included in a processor, for executing configurable instructions having an effect that are redefined at run-time. USP2004046721884.
  198. Schott, Brian; Parker, Robert. System level applications of adaptive computing (SLAAC) technology. USP2005076915502.
  199. Schott, Brian; Parker, Robert. System level applications of adaptive computing (SLAAC) technology. USP2014078788540.
  200. Schott,Brian; Parker,Robert. System level applications of adaptive computing (SLAAC) technology. USP2008077404170.
  201. Rupp, Charle' R.. System, apparatus and method for data path routing configurable to perform dynamic bit permutations. USP2009117620764.
  202. Rupp, Charle' R.; Arnold, Jeffrey M.. System, apparatus and method for implementing multifunctional memory in reconfigurable data path processing. USP2009047526632.
  203. Gonzalez, Ricardo E.; Wang, Albert R.. Systems and methods for selecting input/output configuration in an integrated circuit. USP2009117613900.
  204. Gonzalez, Ricardo E.; Wang, Albert R.; Banta, Gareld Howard. Systems and methods for software extensible multi-processing. USP2009087581081.
  205. Katragadda, Ramana; Spoltore, Paul; Howard, Ric. Task definition for specifying resource requirements. USP2012018108656.
  206. Ilic, Kosta; Blasig, Dustyn K.. Testing a graphical program intended for a programmable hardware element. USP2012108291390.
  207. Mirsky, Ethan; French, Robert; Eslick, Ian. Three level direct communication connections between neighboring multiple context processing elements. USP2004066745317.