$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Application specific field programmable gate array 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • G06F-015/31
출원번호 US-0634728 (1996-04-19)
발명자 / 주소
  • Chang Web (39939 Stevenson Common
  • V-2133 Fremont CA 94538)
인용정보 피인용 횟수 : 266  인용 특허 : 1

초록

An application specific field programmable gate array (“ASFPGA”) includes at least two fixed functional units in a single IC chip. Depending upon a specific application for the ASFPGA, the fixed functional units may include one or more bus interfaces, event timers, an interrupt controller, a Direct

대표청구항

An application specific field programmable gate array (“ASFPGA”) comprising: at least two fixed functional units included in a single integrated circuit (“IC”) chip; and a general purpose field programmable gate array (“FPGA”) also included in the IC chip, said FPGA interconnecting the fixed functio

이 특허에 인용된 특허 (1)

  1. Gilson Kent L. (255 N. Main St. ; Apt. 210 Salt Lake City UT 84115), Integrated circuit computing device comprising a dynamically configurable gate array having a microprocessor and reconfi.

이 특허를 인용한 특허 (266)

  1. Berkeman, Anders, Address generator for an interleaver memory and a deinterleaver memory.
  2. Larson, Douglas A.; Cronin, Jeffrey J, Apparatus and method for data bypass for a bi-directional data bus in a hub-based memory sub-system.
  3. Larson, Douglas A.; Cronin, Jeffrey J., Apparatus and method for data bypass for a bi-directional data bus in a hub-based memory sub-system.
  4. Larson, Douglas A.; Cronin, Jeffrey J., Apparatus and method for data bypass for a bi-directional data bus in a hub-based memory sub-system.
  5. Larson, Douglas A.; Cronin, Jeffrey J., Apparatus and method for data bypass for a bi-directional data bus in a hub-based memory sub-system.
  6. Mar, Monte, Apparatus and method for programmable power management in a programmable analog circuit block.
  7. Sutardja, Sehat, Apparatus and method for telephone, intercom, and clock.
  8. Avery, James M., Apparatus for merging a plurality of data streams into a single data stream.
  9. Sutardja, Sehat; Rainnie, Hedley; Janofsky, Eric, Apparatus, method, and computer program for an alarm system.
  10. Sutardja,Sehat; Rainnie,Hedley; Janofsky,Eric, Apparatus, method, and computer program for an alarm system.
  11. Sutardja, Sehat; Loc, Peter; Rainnie, Hedley; Janofsky, Eric, Apparatus, method, and computer program for recording and reproducing digital data.
  12. Sutardja, Sehat, Apparatus, method, and computer program for sprinkler control.
  13. Sutardja, Sehat; Loc, Peter; Rainnie, Hedley; Janofsky, Eric, Apparatus, method, and computer program product for recording and reproducing digital data.
  14. Sutardja, Sehat; Loc, Peter; Rainnie, Hedley; Janofsky, Eric B., Apparatus, method, and computer program product for recording and reproducing digital data.
  15. Meyer, James W.; Kanski, Cory, Arbitration system and method for memory responses in a hub-based memory system.
  16. Meyer,James W.; Kanski,Cory, Arbitration system and method for memory responses in a hub-based memory system.
  17. Moore,Michael T.; Lie,James, Architecture for efficient implementation of serial data communication functions on a programmable logic device (PLD).
  18. Betz, Vaughn; Rose, Jonathan, Automatic generation of programmable logic device architectures.
  19. Betz,Vaughn; Rose,Jonathan, Automatic generation of programmable logic device architectures.
  20. Keinert, Joachim; Lamb, Douglass T.; Lewis, David W.; Ramji, Shyam, Automatic positioning of gate array circuits in an integrated circuit design.
  21. Sullam, Bert; Kutz, Harold; Mar, Monte; Thiagaragen, Eashwar; Williams, Timothy; Wright, David G., Autonomous control in a programmable system.
  22. Roe, Steve; Nemecek, Craig, Breakpoint control in an in-circuit emulation system.
  23. Vorbach, Martin; Baumgarte, Volker; Ehlers, Gerd, Bus systems and reconfiguration methods.
  24. Vorbach, Martin, Chip including memory element storing higher level memory data on a page by page basis.
  25. Wright, David G.; Williams, Timothy J., Circuit and method for improving the accuracy of a crystal-less oscillator having dual-frequency modes.
  26. Vorbach, Martin; Münch, Robert, Circuit having a multidimensional structure of configurable cells that include multi-bit-wide inputs and outputs.
  27. Sun, Shin Nan; Zhu, Limin; Speers, Theodore; Bakker, Gregory, Clock-generator architecture for a programmable-logic-based system on a chip.
  28. Sun,Shin Nan; Zhu,Limin; Speers,Theodore; Bakker,Gregory, Clock-generator architecture for a programmable-logic-based system on a chip.
  29. Vorbach, Martin; Nuckel, Armin, Configurable logic integrated circuit having a multidimensional structure of configurable elements.
  30. Vorbach, Martin; Nückel, Armin, Configurable logic integrated circuit having a multidimensional structure of configurable elements.
  31. Fox,Brian; Papaliolios,Andreas, Configuration in a configurable system on a chip.
  32. Fox,Brian; Papaliolios,Andreas, Configuration in a configurable system on a chip.
  33. Best, Andrew; Ogami, Kenneth; Zhaksilikov, Marat, Configuration of programmable IC design elements.
  34. Sahraoui Zohair M.,CAX ; Chapman John M.,CAX ; Fujimoto James S. ; King Andrew E.,CAX ; LaCroix Andrew C. E.,CAX ; Wood Steven W.,CAX, Content addressable memory programmable array.
  35. Liu,Ming Kang, Data object architecture and method for xDSL ASIC processor.
  36. Vorbach, Martin; Thomas, Alexander, Data processing device and method.
  37. Vorbach, Martin; Thomas, Alexander, Data processing device and method.
  38. Vorbach, Martin; Thomas, Alexander, Data processing device and method.
  39. Vorbach, Martin; Becker, Jürgen; Weinhardt, Markus; Baumgarte, Volker; May, Frank, Data processing method and device.
  40. Vorbach, Martin; Becker, Jürgen; Weinhardt, Markus; Baumgarte, Volker; May, Frank, Data processing method and device.
  41. Vorbach, Martin; Becker, Jürgen; Weinhardt, Markus; Baumgarte, Volker; May, Frank, Data processing system having integrated pipelined array data processor.
  42. Vorbach, Martin; Münch, Robert, Data processor having disabled cores.
  43. LaBerge, Paul A., Delay line synchronizer apparatus and method.
  44. LaBerge, Paul A., Delay line synchronizer apparatus and method.
  45. LaBerge, Paul A., Delay line synchronizer apparatus and method.
  46. Frederick, Michael T.; Somani, Arun K., Depth-optimal mapping of logic chains in reconfigurable fabrics.
  47. Oda,Kazuaki; Kawashima,Hideyuki; Hirose,Ichiroh, Design review output apparatus, design review support apparatus, design review system, design review output method, and design review support method.
  48. Vorbach, Martin, Device including a field having function cells and information providing cells controlled by the function cells.
  49. Norman Kevin A. ; Patel Rakesh H. ; Sample Stephen P. ; Butts Michael R., Diagnostic interface system for programmable logic system development.
  50. Pleis,Matthew A.; Ogami,Kenneth Y., Dynamic reconfiguration interrupt system and method.
  51. Wirthlin Michael J. ; Hutchings Brad L., Dynamically-configurable digital processor using method for relocating logic array modules.
  52. Bakker, Gregory, ESD protection structure for I/O pad subject to both positive and negative voltages.
  53. Bakker,Gregory, ESD protection structure for I/O pad subject to both positive and negative voltages.
  54. Taguchi, Hideki, Electronic circuit device and hybrid integrated circuit with an ASIC and an FPGA.
  55. Chang Web, Embedded configurable logic ASIC.
  56. Crosland,Andrew; May,Roger; Flaherty,Edward; Draper,Andrew, Embedded processor with watchdog timer for programmable logic.
  57. Crosland,Andrew; May,Roger; Flaherty,Edward; Draper,Andrew, Embedded processor with watchdog timer for programmable logic.
  58. Beal Samuel W. ; Kaptonoglu Sinan ; Lien Jung-Cheun ; Shu William ; Chan King W. ; Plants William C., Enhanced field programmable gate array.
  59. Beal, Samuel W.; Kaptanoglu, Sinan; Lien, Jung-Cheun; Shu, William; Chan, King W.; Plants, William C., Enhanced field programmable gate array.
  60. Beal, Samuel W.; Kaptonoglu, Sinan; Lien, Jung-Cheun; Shu, William; Chan, King W.; Plants, William C., Enhanced field programmable gate array.
  61. Beal, Samuel W.; Kaptonoglu, Sinan; Lien, Jung-Cheun; Shu, William; Chan, King W.; Plants, William C., Enhanced field programmable gate array.
  62. Beal,Samuel W.; Kaptonoglu,Sinan; Lien,Jung Cheun; Shu,William; Chan,King W.; Plants,William C., Enhanced field programmable gate array.
  63. Nemecek, Craig; Roe, Steve, External interface for event architecture.
  64. Kawana Keiichi ; Rostoker Michael D., FPGA with embedded content-addressable memory.
  65. McGowan John E., Field programmable gate array with mask programmed input and output buffers.
  66. Weingartner Thomas A. ; Short Paul J. ; Espelien Mark A. ; Woods Jordon W., Fully programmable and configurable application specific integrated circuit.
  67. Pleis, Matthew A.; Ogami, Kenneth Y.; Zhaksilikov, Marat, Graphical user interface for dynamically reconfiguring a programmable device.
  68. Anderson, Doug, Graphical user interface with user-selectable list-box.
  69. Vorbach, Martin; May, Frank, Hardware definition method including determining whether to implement a function as hardware or software.
  70. Betz, Vaughn; Rose, Jonathan, Heterogeneous interconnection architecture for programmable logic devices.
  71. Betz, Vaughn; Rose, Jonathan, Heterogeneous interconnection architecture for programmable logic devices.
  72. Harding,W. Riyon; Ventrone,Sebastian T., Hub/router for communication between cores using cartesian coordinates.
  73. Vorbach, Martin; Münch, Robert, I/O and memory bus system for DFPS and units with two- or multi-dimensional programmable cell architectures.
  74. Nemecek, Craig; Roe, Steve, In-circuit emulator and pod synchronized boot.
  75. Seguine, Dennis R., Input/output multiplexer bus.
  76. Sequine, Dennis R., Input/output multiplexer bus.
  77. Or-Bach Zvi, Integrated circuit device.
  78. Zhu, Limin; Speers, Theodore; Bakker, Gregory, Integrated circuit device having state-saving and initialization feature.
  79. Zhu,Limin; Speers,Theodore; Bakker,Gregory, Integrated circuit device having state-saving and initialization feature.
  80. Borland David J., Integrated circuit having a programmable input/output processor that is used for increasing the flexibility of communications.
  81. Balasubramanian, Rabindranath; Kolkind, Kurt; Bakker, Gregory, Integrated circuit including programmable logic and external-device chip-enable override control.
  82. Balasubramanian,Rabindranath; Kolkind,Kurt; Bakker,Gregory, Integrated circuit including programmable logic and external-device chip-enable override control.
  83. Balasubramanian,Rabindranath; Kolkind,Kurt; Bakker,Gregory, Integrated circuit including programmable logic and external-device chip-enable override control.
  84. Tavana Danesh ; Yee Wilson K. ; Trimberger Stephen M., Integrated circuit with field programmable and application specific logic areas.
  85. Tavana Danesh ; Yee Wilson K. ; Trimberger Stephen M., Integrated circuit with field programmable and application specific logic areas.
  86. Sutardja,Sehat; Loc,Peter; Rainnie,Hedley; Janofsky,Eric, Integrated circuit, method, and computer program product for recording and reproducing digital data.
  87. Or-Bach Zvi, Integrated circuits which employ look up tables to provide highly efficient logic cells and logic functionalities.
  88. Bakker,Gregory; Balasubramanian,Rabindranath, Integrated multi-function analog circuit including voltage, current, and temperature monitor and gate-driver circuit blocks.
  89. Bakker,Gregory; Balasubramanian,Rabindranath, Integrated multi-function analog circuit including voltage, current, and temperature monitor and gate-driver circuit blocks.
  90. Mike A. P. Smith GB; Philip I. J. Ainsley GB; Maison L. Worroll GB, Integration of externally developed logic in a memory mapped system.
  91. Vorbach, Martin; May, Frank; Reichardt, Dirk; Lier, Frank; Ehlers, Gerd; Nückel, Armin; Baumgarte, Volker; Rao, Prashant; Oertel, Jens, Logic cell array and bus system.
  92. Vorbach, Martin; May, Frank; Reichardt, Dirk; Lier, Frank; Ehlers, Gerd; Nückel, Armin; Baumgarte, Volker; Rao, Prashant; Oertel, Jens, Logic cell array and bus system.
  93. Frederick, Michael T.; Somani, Arun K., Logic element architecture for generic logic chains in programmable devices.
  94. Craft Thomas W. ; Dobbs Donald Lee, Logic module for implementing system changes on PC architecture computers.
  95. Vorbach, Martin; May, Frank; Reichardt, Dirk; Lier, Frank; Ehlers, Gerd; Nückel, Armin; Baumgarte, Volker; Rao, Prashant; Oertel, Jens, Logical cell array and bus system.
  96. Jeddeloh, Joseph M.; James, Ralph, Memory arbitration system and method having an arbitration packet protocol.
  97. Jeddeloh, Joseph M.; James, Ralph, Memory arbitration system and method having an arbitration packet protocol.
  98. Jeddeloh,Joseph M.; James,Ralph, Memory arbitration system and method having an arbitration packet protocol.
  99. Jeddeloh,Joseph M.; James,Ralph, Memory arbitration system and method having an arbitration packet protocol.
  100. Lee, Terry R.; Jeddeloh, Joseph, Memory hub and access method having internal prefetch buffers.
  101. Lee,Terry R.; Jeddeloh,Joseph, Memory hub and access method having internal prefetch buffers.
  102. Lee,Terry R.; Jeddeloh,Joseph M., Memory hub and access method having internal prefetch buffers.
  103. Jeddeloh,Joseph M., Memory hub and access method having internal row caching.
  104. Jeddeloh,Joseph M., Memory hub and method for providing memory sequencing hints.
  105. Jeddeloh,Joseph M., Memory hub and method for providing memory sequencing hints.
  106. Jeddeloh,Joseph M., Memory hub bypass circuit and method.
  107. Jeddeloh,Joseph M., Memory hub bypass circuit and method.
  108. Jeddeloh,Joseph M., Memory hub bypass circuit and method.
  109. Jeddeloh, Joseph M., Memory hub with internal cache and/or memory access prediction.
  110. Jeddeloh, Joseph M., Memory hub with internal cache and/or memory access prediction.
  111. Jeddeloh, Joseph M., Memory hub with internal cache and/or memory access prediction.
  112. Jeddeloh,Joseph M., Memory hub with internal cache and/or memory access prediction.
  113. Pax,George E.; Greeff,Roy E., Memory module and method having improved signal routing topology.
  114. Pax,George E.; Greeff,Roy E., Memory module and method having improved signal routing topology.
  115. Jeddeloh, Joseph M.; Lee, Terry R., Memory modules having a memory hub containing a posted write buffer, a memory device interface and a link interface, and method of posting write requests in memory modules.
  116. Sutardja, Sehat, Method and apparatus for controlling a sprinkler system.
  117. Vorbach, Martin; May, Frank; Nuckel, Armin, Method and device for processing data.
  118. James,Ralph, Method and system for capturing and bypassing memory transactions in a hub-based memory system.
  119. James,Ralph, Method and system for capturing and bypassing memory transactions in a hub-based memory system.
  120. Hwang,L. James; Sanchez,Reno L., Method and system for integrating cores in FPGA-based system-on-chip (SoC).
  121. James, Ralph, Method and system for synchronizing communications links in a hub-based memory system.
  122. James,Ralph, Method and system for synchronizing communications links in a hub-based memory system.
  123. Cronin, Jeffrey J.; Larson, Douglas A., Method and system for terminating write commands in a hub-based memory system.
  124. Cronin,Jeffrey J.; Larson,Douglas A., Method and system for terminating write commands in a hub-based memory system.
  125. Stadler,Laurent, Method for bus mastering for devices resident in configurable system logic.
  126. Vorbach, Martin, Method for debugging reconfigurable architectures.
  127. Vorbach, Martin, Method for debugging reconfigurable architectures.
  128. Vorbach, Martin; May, Frank; Nückel, Armin, Method for debugging reconfigurable architectures.
  129. Or-Bach Zvi, Method for design and manufacture of semiconductors.
  130. Or-Bach, Zvi, Method for design and manufacture of semiconductors.
  131. Vorbach, Martin; Nückel, Armin, Method for interleaving a program over a plurality of cells.
  132. Avery,James M., Method for merging a plurality of data streams into a single data stream.
  133. Goodnow,Kenneth J.; Ogilvi챕,Clarence R.; Reynolds,Christ pher B.; Smith,Jack R.; Ventrone,Sebastian T., Method for modifying the behavior of a state machine.
  134. Vorbach, Martin; May, Frank; Weinhardt, Markus; Cardoso, Joao Manuel Paiva, Method for processing data.
  135. Vorbach, Martin; May, Frank; Nückel, Armin, Method for the translation of programs for reconfigurable architectures.
  136. Vorbach, Martin; Baumgarte, Volker; May, Frank; Nuckel, Armin, Method of processing data with an array of data processors according to application ID.
  137. Vorbach, Martin; Munch, Robert M., Method of self-synchronization of configurable elements of a programmable module.
  138. Vorbach, Martin; Münch, Robert M., Method of self-synchronization of configurable elements of a programmable module.
  139. Vorbach, Martin; Münch, Robert M., Method of self-synchronization of configurable elements of a programmable module.
  140. Vorbach, Martin; Münch, Robert M., Method of self-synchronization of configurable elements of a programmable module.
  141. Vorbach, Martin; Baumgarte, Volker, Methods and devices for treating and processing data.
  142. Vorbach, Martin; Baumgarte, Volker, Methods and devices for treating and processing data.
  143. Vorbach, Martin; Baumgarte, Volker, Methods and devices for treating and processing data.
  144. Snyder, Warren S.; Mar, Monte, Microcontroller programmable system on a chip.
  145. Snyder, Warren S.; Mar, Monte, Microcontroller programmable system on a chip.
  146. Snyder, Warren S.; Mar, Monte, Microcontroller programmable system on a chip.
  147. Snyder, Warren, Microcontroller programmable system on a chip with programmable interconnect.
  148. Snyder, Warren S, Microcontroller programmable system on a chip with programmable interconnect.
  149. Liu, Ming-Kang, Mixed hardware/software architecture and method for processing communications.
  150. Liu, Ming-Kang, Mixed hardware/software architecture and method for processing xDSL communications.
  151. Vorbach, Martin; Baumgarte, Volker; May, Frank; Nuckel, Armin, Multi-processor bus and cache interconnection system.
  152. Vorbach, Martin, Multi-processor with selectively interconnected memory units.
  153. Muthujumaraswathy Kumaraguru ; Rostoker Michael D., Multimedia interface having a multimedia processor and a field programmable gate array.
  154. Muthujumaraswathy, Kumaraguru; Rostoker, Michael D., Multimedia interface having a processor and reconfigurable logic.
  155. Jeddeloh, Joseph M., Multiple processor system and method including multiple memory hub modules.
  156. Jeddeloh, Joseph M., Multiple processor system and method including multiple memory hub modules.
  157. Jeddeloh, Joseph M., Multiple processor system and method including multiple memory hub modules.
  158. Jeddeloh, Joseph M., Multiple processor system and method including multiple memory hub modules.
  159. Jeddeloh,Joseph M., Multiple processor system and method including multiple memory hub modules.
  160. Jeddeloh,Joseph M., Multiple processor system and method including multiple memory hub modules.
  161. Mounsef, Elias; Chow, Raymond, Multiple use integrated circuit for embedded systems.
  162. Vorbach, Martin, Multiprocessor having associated RAM units.
  163. Vorbach, Martin; Baumgarte, Volker, Multiprocessor having runtime adjustable clock and clock dependent power supply.
  164. Speers, Theodore; Zhu, Limin; Kolkind, Kurt; Bakker, Gregory, Non-volatile memory architecture for programmable-logic-based system on a chip.
  165. Speers,Theodore; Zhu,Limin; Kolkind,Kurt; Bakker,Gregory, Non-volatile memory architecture for programmable-logic-based system on a chip.
  166. Kutz, Harold, Numerical band gap.
  167. Snyder, Warren S.; Mar, Monte, PSOC architecture.
  168. Snyder, Warren; Mar, Monte, PSOC architecture.
  169. Snyder, Warren S.; Mar, Monte, PSoC architecture.
  170. Snyder, Warren S.; Mar, Monte, PSoC architecture.
  171. Liu,Ming Kang, Physical medium dependent sub-system with shared resources for multiport xDSL system.
  172. Vorbach, Martin; Baumgarte, Volker; Ehlers, Gerd; May, Frank; Nückel, Armin, Pipeline configuration protocol and configuration unit communication.
  173. Vorbach, Martin; Baumgarte, Volker; Ehlers, Gerd; May, Frank; Nückel, Armin, Pipeline configuration protocol and configuration unit communication.
  174. Jeddeloh,Joseph M.; Lee,Terry R., Posted write buffers and methods of posting write requests in memory modules.
  175. Ogami, Kenneth Y., Power management architecture, method and configuration system.
  176. Ogami, Kenneth Y., Power management architecture, method and configuration system.
  177. Bakker,Gregory, Power-up and power-down circuit for system-on-a-chip integrated circuit.
  178. Chan Andrew K. ; Apland James M. ; Yap Ket-Chong, Precharge circuitry in RAM circuit.
  179. Vorbach, Martin; Münch, Robert, Process for automatic dynamic reloading of data flow processors (DFPs) and units with two- or three-dimensional programmable cell architectures (FPGAs, DPGAs, and the like).
  180. Vorbach, Martin, Processor arrangement on a chip including data processing, memory, and interface elements.
  181. Vorbach, Martin; Münch, Robert, Processor chip for reconfigurable data processing, for processing numeric and logic operations and including function and interconnection control units.
  182. Vorbach, Martin; Nückel, Armin, Processor chip including a plurality of cache elements connected to a plurality of processor cores.
  183. Eaton, David D.; Yap, Ket-Chong; Yee, Kevin K.; Hart, E. Thomas; Chan, Andrew K.; Palmer, Neal A.; Dini, Michael W.; Apland, James; Gunaratna, Panawalge S. N., Programmable antifuse interfacing a programmable logic and a dedicated device.
  184. Grabill,James Garland; Wilson,Rodney Louis; Norden,Mark Alan; Dickson, II,Thomas Robertson; Reidenbach,Bruce Edward, Programmable application specific integrated circuit for communication and other applications.
  185. Okada,Kazunori, Programmable controller.
  186. Ang, Roger; Ahuja, Atul; Lulla, Mukesh T.; Borkovic, Drazen; Small, Brian D.; Tralka, Charles C.; Chan, Andrew K.; Yee, Kevin K., Programmable device with an embedded portion for receiving a standard circuit design.
  187. Yang,Honda, Programmable logic device partitioning method for application specific integrated circuit prototyping.
  188. Snyder, Warren, Programmable microcontroller architecture.
  189. Snyder, Warren; Mar, Monte, Programmable microcontroller architecture(mixed analog/digital).
  190. Snyder, Warren; Mar, Monte, Programmable microcontroller architecture(mixed analog/digital).
  191. Thiagarajan, Eashwar; Sivadasan, Mohandas Palatholmana; Rohilla, Gajender; Kutz, Harold; Mar, Monte, Programmable sigma-delta analog-to-digital converter.
  192. Bakker, Greg; El Ayat, Khaled; Speers, Theodore; Zhu, Limin; Schubert, Brian; Balasubramanian, Rabindranath; Kolkind, Kurt; Barraza, Thomas; Narayanan, Venkatesh; McCollum, John; Plants, William C., Programmable system on a chip.
  193. Bakker,Greg; El Ayat,Khaled; Speers,Theodore; Zhu,Limin; Schubert,Brian; Balasubramanian,Rabindranath; Kolkind,Kurt; Barraza,Thomas; Narayanan,Venkatesh; McCollum,John; Plants,William C., Programmable system on a chip.
  194. Bakker,Greg; El Ayat,Khaled; Speers,Theodore; Zhu,Limin; Schubert,Brian; Balasubramanian,Rabindranath; Kolkind,Kurt; Barraza,Thomas; Narayanan,Venkatesh; McCollum,John; Plants,William C., Programmable system on a chip.
  195. Balasubramanian, Rabindranath; Bakker, Gregory, Programmable system on a chip for power-supply voltage and current monitoring and control.
  196. Balasubramanian,Rabindranath; Bakker,Gregory, Programmable system on a chip for power-supply voltage and current monitoring and control.
  197. Balasubramanian,Rabindranath; Bakker,Gregory, Programmable system on a chip for power-supply voltage and current monitoring and control.
  198. Balasubramanian,Rabindranth; Bakker,Gregory, Programmable system on a chip for power-supply voltage and current monitoring and control.
  199. Balasubramanian,Rabindranth; Bakker,Gregory, Programmable system on a chip for power-supply voltage and current monitoring and control.
  200. Balasubramanian,Rabindranth; Bakker,Gregory, Programmable system on a chip for power-supply voltage and current monitoring and control.
  201. Balasubramanian, Rabindranath; Zhu, Limin; Bakker, Gregory, Programmable system on a chip for temperature monitoring and control.
  202. Balasubramanian,Rabindranath; Zhu,Limin; Bakker,Gregory, Programmable system on a chip for temperature monitoring and control.
  203. Balasubramanian,Rabindranath; Zhu,Limin; Bakker,Gregory, Programmable system on a chip for temperature monitoring and control.
  204. Liu, Ming-Kang, Programmable task scheduler.
  205. Small, Brian D.; Chan, Andrew K., RAM with configurable depth and width.
  206. New Bernard J. ; Johnson Robert Anders ; Wittig Ralph ; Mohan Sundarajarao, Rapidly reconfigurable FPGA having a multiple region architecture with reconfiguration caches useable as data RAM.
  207. Wang, Qiang; Gu, Zhenguo; Li, Qiang; Wang, Zhuolei, Reconfigurable data interface unit for compute systems.
  208. Vorbach, Martin, Reconfigurable elements.
  209. Vorbach, Martin, Reconfigurable elements.
  210. Vorbach, Martin; Baumgarte, Volker, Reconfigurable general purpose processor having time restricted configurations.
  211. Lee, Terry R.; Jeddeloh, Joseph M., Reconfigurable memory module and method.
  212. Lee, Terry R.; Jeddeloh, Joseph M., Reconfigurable memory module and method.
  213. Lee, Terry R.; Jeddeloh, Joseph M., Reconfigurable memory module and method.
  214. Lee,Terry R.; Jeddeloh,Joseph M., Reconfigurable memory module and method.
  215. Vorbach, Martin, Reconfigurable sequencer structure.
  216. Vorbach, Martin, Reconfigurable sequencer structure.
  217. Vorbach, Martin, Reconfigurable sequencer structure.
  218. Pleis, Matthew A.; Sullam, Bert; Lesher, Todd, Reconfigurable testing system and method.
  219. Vorbach, Martin; Bretz, Daniel, Router.
  220. Liu,Ming Kang, Scaleable architecture for multiple-port, system-on-chip ADSL communications systems.
  221. Or-Bach Zvi, Semiconductor device.
  222. Or-Bach Zvi ; Cox Bill Douglas, Semiconductor device.
  223. Zvi Or-Bach ; Bill Douglas Cox, Semiconductor device.
  224. Liu,Ming Kang, System and method for a family of digital subscriber line (XDSL) signal processing circuit operating with an internal clock rate that is higher than all communications ports operating with a pluralit.
  225. Jeddeloh,Joseph M., System and method for arbitration of memory responses in a hub-based memory system.
  226. Ogami, Kenneth; Best, Andrew; Zhaksilikov, Marat, System and method for controlling a target device.
  227. Taylor,George R., System and method for optically interconnecting memory devices.
  228. Taylor,George R., System and method for optically interconnecting memory devices.
  229. Taylor,George R., System and method for optically interconnecting memory devices.
  230. Taylor,George R., System and method for optically interconnecting memory devices.
  231. Ryan, Kevin J., System and method for optimizing interconnections of memory devices in a multichip module.
  232. Ryan, Kevin J., System and method for optimizing interconnections of memory devices in a multichip module.
  233. Ryan, Kevin J., System and method for optimizing interconnections of memory devices in a multichip module.
  234. Ogami, Kenneth Y.; Hood, Frederick R., System and method for performing next placements and pruning of disallowed placements for programming an integrated circuit.
  235. Ogami, Kenneth Y.; Hood, III, Frederick R., System and method for performing next placements and pruning of disallowed placements for programming an integrated circuit.
  236. Jeddeloh,Joseph M.; Lee,Terry, System and method for selective memory module power management.
  237. Jeddeloh,Joseph M.; Lee,Terry, System and method for selective memory module power management.
  238. Jeddeloh,Joseph M.; Lee,Terry, System and method for selective memory module power management.
  239. James,Ralph, System and method for using a learning sequence to establish communications on a high-speed nonsynchronous interface in the absence of clock forwarding.
  240. James,Ralph, System and method for using a learning sequence to establish communications on a high-speed nonsynchronous interface in the absence of clock forwarding.
  241. James,Ralph, System and method for using a learning sequence to establish communications on a high-speed nonsynchronous interface in the absence of clock forwarding.
  242. Sullam, Bert; Snyder, Warren; Mohammed, Haneef, System level interconnect with programmable switching.
  243. Sullam, Bert; Snyder, Warren; Mohammed, Haneef, System level interconnect with programmable switching.
  244. Borland David J., System processing unit extended with programmable logic for plurality of functions.
  245. Balasubramanian,Rabindranath; Zhu,Limin; Speers,Theodore; Bakker,Gregory, System-on-a-chip integrated circuit including dual-function analog and digital inputs.
  246. Balasubramanian,Rabindranath; Zhu,Limin; Speers,Theodore; Bakker,Gregory, System-on-a-chip integrated circuit including dual-function analog and digital inputs.
  247. , System-on-a-chip integrated circuit including dual-function analog and digital inputs.
  248. Valero Lopez, Ari, Systems and methods for multiplexing multiphase clocks.
  249. Ogami, Kenneth Y.; Anderson, Doug; Pleis, Matthew; Hood, III, Frederick Redding, Techniques for generating microcontroller configuration information.
  250. Ogami, Kenneth Y.; Anderson, Doug; Pleis, Matthew; Hood, Rick, Techniques for generating microcontroller configuration information.
  251. Venkataraman, Garthik; Kutz, Harold; Mar, Monte, Temperature sensor with digital bandgap.
  252. Liu,Ming Kang, Transport convergence sub-system with shared resources for multiport xDSL system.
  253. Snyder, Warren; Sullam, Bert; Mohammed, Haneef, Universal digital block interconnection and channel routing.
  254. Sutardja, Sehat; Loc, Peter; Rainnie, Hedley; Janofsky, Eric, Vehicle for recording and reproducing digital data.
  255. Sutardja, Sehat; Loc, Peter; Rainnie, Hedley; Janofsky, Eric, Vehicle for recording and reproducing digital data.
  256. Sutardja,Sehat; Loc,Peter; Rainnie,Hedley; Janofsky,Eric, Vehicle for recording and reproducing digital data.
  257. Mahajan Shekhar Y. ; Shao Wenyi, Virtual programmable device and method of programming.
  258. Kim, Hyun Joon; Jeong, Man Soo, Voice packet transmission control method in gateway system and device therefor.
  259. Sivadasan, Mohandas Palatholmana; Rohilla, Gajendar, Voltage controlled oscillator delay cell and method.
  260. Bakker,Gregory, Voltage-and temperature-compensated RC oscillator circuit.
  261. Bakker,Gregory, Voltage-and temperature-compensated RC oscillator circuit.
  262. Lee,Terry R.; Jeddeloh,Joseph M., Wavelength division multiplexed memory module, memory system and method.
  263. Oates,John H.; Imperiali,Steven R.; Fuchs,Alden J.; Jacques,Kathleen J.; Greene,Jonathan E.; Jenkins,William J.; Lauginiger,Frank P.; Majchrzak,David E.; Cantrell,Paul E.; Cifric,Mizra; Dunn,Ian N.; Vinskus,Michael J., Wireless communications systems and methods for cache enabled multiple processor based multiple user detection.
  264. Liu,Ming Kang, xDSL communications systems using shared/multi-function task blocks.
  265. Liu,Ming Kang, xDSL function ASIC processor and method of operation.
  266. Liu, Ming-Kang, xDSL symbol processor and method of operating same.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로