$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Semiconductor package 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • H01L-023/52
출원번호 US-0624081 (1996-03-29)
우선권정보 JP-0074827 (1995-03-31)
발명자 / 주소
  • Yano Keiichi,JPX
  • Kudo Jun-ichi,JPX
  • Yamakawa Koji
  • Iyogi Kiyoshi,JPX
출원인 / 주소
  • Kabushiki Kaisha Toshiba, JPX
대리인 / 주소
    Finnegan, Henderson, Farabow, Garrett & Dunner, L.L.P.
인용정보 피인용 횟수 : 47  인용 특허 : 0

초록

A semiconductor package is disclosed which is provided with a multilayer ceramic substrate such as, for example, a multilayer aluminum nitride substrate having a surface for mounting a semiconductor device and, at the same time, having an inner wiring layer electrically connected to the semiconducto

대표청구항

[ What is claimed is:] [1.] A semiconductor package comprising:a multilayer ceramic substrate having an upper surface for mounting a semi-conductor device thereon, a lower surface for forming a plurality of input and output terminals thereon and an inner wiring layer electrically connected to said s

이 특허를 인용한 특허 (47)

  1. Roh, Kwon-Young; Kim, Dong-Suk, Ball grid array package comprising a heat sink.
  2. Nakamura Hisashi,JPX, Ball grid array to prevent shorting between a power supply and ground terminal.
  3. Zimmerman John, Ball grid array with recessed solder balls.
  4. Takahiro Iijima JP; Akio Rokugawa JP, Build-up board package for semiconductor devices.
  5. deRochemont L. Pierre ; Farmer Peter H., Ceramic composite wiring structures for semiconductor devices and method of manufacture.
  6. Thomas H. DiStefano ; John W. Smith, Chip with internal signal routing in external element.
  7. Otremba, Ralf, Chip-housing module and a method for forming a chip-housing module.
  8. Rubenstein,Brandon A.; Blakely,Robert, Component connector.
  9. Heide,Patric, Component with ultra-high frequency connections in a substrate.
  10. Gazdzinski, Robert F., Computerized apparatus with ingestible probe.
  11. Gazdzinski, Robert F., Computerized information collection and processing apparatus.
  12. Gazdzinski, Robert F., Computerized information collection and processing apparatus.
  13. Gazdzinski, Robert F., Computerized information collection and processing apparatus and methods.
  14. Hirose, Naohiro; Ito, Hitoshi; Iwata, Yoshiyuki; Kawade, Masanori; Yazu, Hajime, Conductive connecting pin for package substance.
  15. Hirose, Naohiro; Ito, Hitoshi; Iwata, Yoshiyuki; Kawade, Masanori; Yazu, Hajime, Conductive connecting pins for a package substrate.
  16. Hirose, Naohiro; Ito, Hitoshi; Iwata, Yoshiyuki; Kawade, Masanori; Yazu, Hajime, Conductive pin attached to package substrate.
  17. Ikeuchi, Tadashi; Yagisawa, Takatoshi, Connection terminal and transmission line.
  18. Ikeuchi, Tadashi; Yagisawa, Takatoshi, Connection terminal and transmission line.
  19. Chakravorty,Kishore K.; Wermer,Paul H.; Figueroa,David G.; Gupta,Debabrata, Data processing system comprising ceramic/organic hybrid substrate with embedded capacitors.
  20. Chakravorty, Kishore K., Electronic assemblies and systems comprising interposer with embedded capacitors.
  21. Chakravorty,Kishore K., Electronic assemblies and systems comprising interposer with embedded capacitors.
  22. Chakravorty, Kishore K.; Wermer, Paul H.; Figueroa, David G.; Gupta, Debabrata, Electronic assemblies comprising ceramic/organic hybrid substrate with embedded capacitors.
  23. Chakravorty, Kishore K.; Wermer, Paul H.; Figueroa, David G.; Gupta, Debabrata, Electronic assembly comprising ceramic/organic hybrid substrate with embedded capacitors and methods of manufacture.
  24. Chakravorty, Kishore K., Electronic assembly comprising substrate with embedded capacitors.
  25. Gazdzinski, Robert F., Endoscopic smart probe and method.
  26. Katagiri, Mitsuaki; Shimizu, Hiroya; Osanai, Fumiyuki; Takahashi, Yasushi; Narui, Seiji, Fine pitch grid array type semiconductor device.
  27. Gazdzinski, Robert F., Ingestible probe with agent delivery.
  28. Fulcher Edwin M., Integrated circuit package having signal traces interposed between power and ground conductors in order to form stripline transmission lines.
  29. Kambe, Rokuro; Kasiwagi, Tetsuya; Kimura, Yukihiro; Sugimoto, Yasuhiro; Suzuki, Kazuhiro, Intermediate substrate.
  30. Miller, Leah M.; Thurairajaratnam, Aritharan; Fulcher, Edwin M., Isolated stripline structure.
  31. Xie, Hong; Viswanath, Ram; Patel, PR, Laminated socket contacts.
  32. Xie, Hong; Viswanath, Ram; Patel, Pr, Laminated socket contacts.
  33. Nitin Juneja, Layout of Vdd and Vss balls in a four layer PBGA.
  34. Yano, Keiichi, Light emitting device, lighting equipment or liquid crystal display device using such light emitting device.
  35. Goto, Mitsuru; Hayata, Hiroko, Liquid crystal display device.
  36. deRochemont,L. Pierre; Farmer,Peter H., Method of manufacture of ceramic composite wiring structures for semiconductor devices.
  37. Gazdzinski, Robert F., Methods of processing data obtained from medical device.
  38. Gazdzinski, Robert F., Methods of processing data obtained from medical device.
  39. Kimura,Yoshiyuki; Kikuchi,Atsushi; Ikemoto,Yoshihiko, Multilayer board and a semiconductor device.
  40. DiStefano, Thomas H.; Smith, John W., Off-chip signal routing between multiply-connected on-chip electronic elements via external multiconductor transmission line on a dielectric element.
  41. Watanabe, Masaki, Package board for multiple-pin ball grid array package, multiple-pin ball grid array package, and semiconductor device.
  42. Hirose, Naohiro; Ito, Hitoshi; Iwata, Yoshiyuki; Kawade, Masanori; Yazu, Hajime, Package substrate with a conductive connecting pin.
  43. Fazelpour, Siamak; Hashemi, Hassan S.; Coccioli, Roberto, Pin grid array package with controlled impedance pins.
  44. Juneja Nitin ; Thurairajaratnam Aritharan, Plastic ball grid array package with strip line configuration.
  45. Johnston Patrick, Semiconductor device including a substrate having clustered interconnects.
  46. Kobayashi, Toshiyuki; Kurihara, Yasutoshi; Ueno, Takumi; Maejima, Nobuyoshi; Nakajima, Hirokazu; Yamada, Tomio; Endoh, Tsuneo, Semiconductor devices.
  47. Saiki Hajime,JPX ; Yamasaki Kozo,JPX, Wired board with improved bonding pads.

관련 콘텐츠

섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로