$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Printed circuit assembly with fine pitch flexible printed circuit overlay mounted to printed circuit board 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • H05K-001/11
  • H05K-001/14
  • H01R-023/72
출원번호 US-0685425 (1994-09-26)
발명자 / 주소
  • Stopperan Jahn J.
출원인 / 주소
  • Sheldahl, Inc.
대리인 / 주소
    Merchant, Gould, Smith, Edell, Welter & Schmidt,P.A.
인용정보 피인용 횟수 : 113  인용 특허 : 53

초록

A printed circuit assembly includes a fine pitch flexible printed circuit overlay bonded to a normal pitch printed circuit board. The fine pitch flexible printed circuit overlay may provide increased packaging density, direct chip attachment and/or complex routing with a minimal cost impact on the o

대표청구항

[ What is claimed is:] [1.] A printed circuit assembly comprising:(a) a normal pitch printed circuit board having bonding pads arranged into a footprint on a surface thereof;(b) a fine pitch flexible printed circuit overlay having bonding pads arranged into a footprint on a surface thereof, wherein

이 특허에 인용된 특허 (53)

  1. Hodgson Rodney T. (Ossining NY) Jones Harry J. (Austin TX) Ledermann Peter G. (Pleasantville NY) Reiley Timothy C. (Ridgefield CT) Moskowitz Paul A. (Yorktown Heights NY), Balltape structure for tape automated bonding, multilayer packaging, universal chip interconnection and energy beam proc.
  2. Hagner George R. (Cary NC), Circuit board and method of soldering.
  3. Casson Keith L. (Northfield MN) Habeck Kelly D. (Tampa FL) Selbitschka Eugene T. (South St. Paul MN), Direct application of unpackaged integrated circuit to flexible printed circuit.
  4. Casson Keith L. (Northfield MN) Habeck Kelly D. (Tampa FL) Selbitschka Eugene T. (South St. Paul MN), Direct application of unpackaged integrated circuit to flexible printed circuit.
  5. Corbett Tim J. (Boise ID) Wood Alan G. (Boise ID), Directly bonded simm module.
  6. Cook Carl R. (Coral Springs FL), Double sided mounting module for surface mount integrated circuits.
  7. Fujiwara Yoshio (Tochigi JPX) Kobayashi Naotake (Tochigi JPX) Matsubara Yuichi (Tochigi JPX) Ando Hisashi (Tochigi JPX) Numao Hidehiro (Tochigi JPX) Suzuki Kazuaki (Tochigi JPX), Electrically conductive adhesive sheet, circuit board and electrical connection structure using the same.
  8. Spinelli Thomas S. (Attleboro MA) Manns William G. (Dallas TX) Weirauch Donald F. (Dallas TX), Electronic circuit interconnection system.
  9. Spinelli, Thomas S.; Manns, William G.; Weirauch, Donald F., Electronic circuit interconnection system.
  10. Spinelli, Thomas S.; Manns, William G.; Weirauch, Donald F., Electronic circuit interconnection system.
  11. Bentlage James R. (Binghamton NY) Engle David E. (Vestal NY) Mariner Geoffrey R. (Apalachin NY) Squires John J. (Endicott NY) Williams John H. (Endicott NY), Electronic package for high density applications.
  12. Nakatani Hiroshi (Tenri JPX) Kawaguchi Hisao (Nara JPX) Nakabu Shigeo (Nara JPX), Flat display panel with framing for flexible substrate folding.
  13. Angulas Christopher G. (Endicott NY) Flynn Patrick T. (Owego NY) Funari Joseph (Vestal NY) Kindl Thomas E. (Endwell NY) Orr Randy L. (Vestal NY), Flexible circuit member.
  14. Canestaro Michael J. (Endicott NY) Summa William J. (Endwell NY), Flexible electrical connection and method of making same.
  15. Canestaro Michael J. (Endicott NY) Summa William J. (Endwell NY), Flexible electrical connection and method of making same.
  16. Haas Daniel P. (Houston TX), Flexible printed circuits.
  17. Juskey Frank J. (Coral Springs FL) Miles Barry M. (Plantation FL) Papageorge Marc V. (Plantation FL), Flip-chip package for integrated circuits.
  18. Knight Alan D. (Newark Valley NY) Petrozello James R. (Endicott NY), Fluid pressure actuated electrical connector.
  19. Porter Warren W. (Escondido CA) Lauffer Donald K. (Poway CA), Foldable printed circuit board.
  20. Kucharek Andrzej (Mountain View CA), High density multi-chip interconnection and cooling package.
  21. DeMaso Arthur J. (Pepperell MA) Stearns Thomas H. (Nashua NH), High yield combined rigid and flexible printed circuits and method of manufacture.
  22. Volfson David (Worcester MA) Senturia Stephen D. (Boston MA), High-density, multi-level interconnects, flex circuits, and tape for TAB.
  23. Smith Kenneth R. (Aloha OR), Integrated circuit package, and method of forming an integrated circuit package.
  24. Dixon Herbert (West Andover MA) Heinrich Walter (Derry NH) Morris Gilbert (Amherst NH), Interconnected printed circuits and method of connecting them.
  25. Benko John W. (Trenton NJ) Coucoulas Alexander (Basking Ridge NJ), Laser soldering method and apparatus.
  26. Kitano Makoto (Ibaraki JPX) Kawai Sueo (Ibaraki JPX) Nishimura Asao (Ushiku JPX) Miura Hideo (Ibaraki JPX) Yaguchi Akihiro (Ibaraki JPX) Kitabayashi Chikako (Ibaraki JPX) Shimizu Ichio (Gunma JPX) Ha, Lead frame and semiconductor device.
  27. Cooper Paul V. (Kingsley GB2) Marsh Anthony (Blisworth GB2), Magnetic domain devices.
  28. Swisher Richard L. (Northfield MN), Metal-film laminate resistant to delamination.
  29. Swisher Richard L. (Northfield MN), Metal-film laminate resistant to delamination.
  30. Septfons Ren (Paris FRX), Method and device for cooling an integrated circuit package.
  31. Wilson Arthur M. (Richardson TX), Method for producing an integrated circuit product having a polyimide film interconnection structure.
  32. Morris Gilbert (Amherst NH) Heinrich Richard P. (Westville NH), Method of making a flexible jumper strip.
  33. Freyman Bruce J. (N. Lauderdale FL) Dorinski Dale (Coral Springs FL) Shurboff John (Coral Springs FL), Method of making an ultra high density pad array chip carrier.
  34. Swisher Richard L. (Northfield MN), Method of making metal-film laminate resistant to delamination.
  35. Kopel Leroy A. (Tempe AZ) Plank Randy G. (Mesa AZ), Method of manufacturing a curved array ultrasonic transducer assembly.
  36. Yoshikawa Minoru (Tokyo JPX), Method of mounting circuit on substrate and circuit substrate for use in the method.
  37. Smith Kenneth R. (Aloha OR) Johnston Kent H. (Beaverton OR) LaRue George S. (Beaverton OR) Mueller Robert A. (Portland OR) Tabor Steven A. (Aptos CA), Method of packaging integrated circuit chips, and integrated circuit package.
  38. Marshall Donald E. (Harvard MA) McElroy James B. (Cupertino CA), Module for interconnecting integrated circuits.
  39. Mowatt Larry J. (Allen TX) Walter David (Richardson TX), Multi-chip integrated circuit module and method for fabrication thereof.
  40. Taylor Glen J. (Winter Park FL), Multilayer circuit board with integral flexible appendages.
  41. Dixon Herbert S. (Derry NH) Weller Jonathan W. (Amherst NH) Boyer Ivon (Merrimack NH) McKenney Darryl J. (Milford NH), Multilayer combined rigid and flex printed circuits.
  42. Dowling Edward C. (Harrisburg PA) Fortuna Jon A. (New Cumberland PA), Polarized ribbon cable connector having circuit components therein.
  43. Reding Bennett J. (Colorado Springs CO) McIver Chandler H. (Tempe AZ), Pretestable double-sided tab design.
  44. Tate Howard L. (Newman Lake WA) Romeike Gary L. (Spokane WA) Tara Vinai M. (Spokane WA) Vocture James L. (Spokane WA), Printed circuit board assembly.
  45. Gooch Roland W. (Dallas TX), Process for fabrication and assembly of semiconductor devices.
  46. Barton Carlos L. (Brooklyn CT) Lindsay Adrienne (Chandler AZ) Henson Samuel W. (Mesa AZ), Process for the manufacture of multi-layer circuits with dynamic flexing regions and the flexible circuits made therefro.
  47. Bronnenberg David L. (Riviera AZ), Process for the manufacture of multi-layer circuits with dynamic flexing regions and the flexible circuits made therefro.
  48. McKenney Darryl J. (Milford NH) Millette Lee (Hudson NH) Dixon Herb (Derry NH) Caron Roland (Hudson NH), Process of forming a rigid-flex circuit.
  49. Desai Jay (Corona CA), Rigid flex printed circuit configuration.
  50. McKenney Darryl J. (Milford NH) Millette Lee (Hudson NH) Dixon Herb (Derry NH) Caron Roland (Hudson NH), Rigid-flex printed circuit.
  51. Chang Cheng-Cheng (Palo Alto CA) Hanlon Lawrence R. (Menlo Park CA), Secondary board for mounting of components having differing bonding requirements.
  52. Saito Tamio (Tokyo JPX) Yosihara Kunio (Kawasaki JPX), Semiconductor integrated circuit device.
  53. Kushima Tadao (Ibaraki JPX) Soga Tasao (Hitachi JPX) Yamada Kazuji (Hitachi JPX) Shirai Mitugu (Hadano JPX), Solder carrier, manufacturing method thereof and method of mounting semiconductor devices by utilizing same.

이 특허를 인용한 특허 (113)

  1. Kuo, Bob Shih-Wei, Blind via capture pad structure.
  2. Kuo, Bob Shih-Wei, Blind via capture pad structure fabrication method.
  3. Huemoeller, Ronald Patrick; Rusli, Sukianto; Hiner, David Jon, Buildup dielectric and metallization process and semiconductor package.
  4. Huemoeller, Ronald Patrick; Rusli, Sukianto; Hiner, David Jon, Buildup dielectric layer having metallization pattern semiconductor package fabrication method.
  5. Huemoeller, Ronald Patrick; Rusli, Sukianto; Hiner, David Jon, Buildup dielectric layer having metallization pattern semiconductor package fabrication method.
  6. Oggioni, Stefano; Ravanelli, Roberto, Chip carrier for a high-frequency electronic package.
  7. Huemoeller, Ronald Patrick; Rusli, Sukianto, Circuit-on-foil process for manufacturing a laminated semiconductor package substrate having embedded conductive patterns.
  8. Huemoeller,Ronald Patrick; Rusli,Sukianto, Circuit-on-foil process for manufacturing a laminated semiconductor package substrate having embedded conductive patterns.
  9. St. Amand, Roger D., Column and stacking balls package fabrication method and structure.
  10. Oishi, Eiji; Endo, Kogo, Composite flexible wiring board, method of manufacturing the same, electro-optical device, and electronic equipment.
  11. Peters, Michael G.; McCormack, Mark Thomas; Bernales, Aris, Composite interposer and method for producing a composite interposer.
  12. Dangler, John Richard; Doyle, Matthew Stephen, Controlling impedance and thickness variations for multilayer electronic structures.
  13. Dangler, John Richard; Doyle, Matthew Stephen, Controlling impedance and thickness variations for multilayer electronic structures.
  14. Schreiber, Christopher; Dunn, Chris, Dimensionally stabilized flexible circuit fabrication method and product.
  15. Ishida, Kenzo; Inoue, Shuji; Ichikawa, Kinya; Takahashi, Kenji, Easy mount socket.
  16. Schreiner Helmut,DEX, Electrical connecting element.
  17. Salmon, Peter C., Electronic assembly with electronic compontent and interconnection assembly connected via conductive bump and mating well.
  18. Darveaux, Robert Francis; Dunlap, Brett Arnold; Huemoeller, Ronald Patrick, Electronic component package fabrication method and structure.
  19. Darveaux, Robert Francis; Dunlap, Brett Arnold; Huemoeller, Ronald Patrick, Electronic component package fabrication method and structure.
  20. Salmon, Peter C., Electronic system modules and method of fabrication.
  21. Salmon, Peter C., Electronic system modules and method of fabrication.
  22. Salmon, Peter C., Electronic system modules and method of fabrication.
  23. Huemoeller, Ronald Patrick; Rusli, Sukianto; Hiner, David Jon; Karim, Nozad Osman, Embedded metal features structure.
  24. Huemoeller, Ronald Patrick; Rusli, Sukianto; Hiner, David Jon, Encapsulated semiconductor package.
  25. Hiner, David Jon; Huemoeller, Ronald Patrick, Extended landing pad substrate package structure and method.
  26. Hiner, David Jon; Huemoeller, Ronald Patrick, Extended landing pad substrate package structure and method.
  27. Harvey Paul M. ; Dower William V. ; Ballard William V.,JPX, Fabrication process for flex circuit applications.
  28. Scanlan, Christopher M.; St. Amand, Roger D.; Kim, Jae Dong, Fan out build up substrate stackable package and method.
  29. Bolognia, David; Adlam, Ted; Kelly, Mike, Fingerprint sensor package and method.
  30. Darveaux, Robert Francis; Bancod, Ludovico E.; Mattei, Marnie Ann; Olson, Timothy Lee, Flex circuit package and method.
  31. Mikado, Yukinobu; Sagisaka, Katsumi; Kawaguchi, Katsuo; Muraki, Tetsuya, Flex-rigid wiring board and manufacturing method thereof.
  32. Webster Larry D. ; Pardo Ehud ; Duluk ; Jr. Jerome F., Flexible electrical test fixture for integrated circuits on prototype and production printed circuit boards.
  33. Hsieh, Chin-Tang; Wu, Fei-Jain; Tu, Chia-Jung, Flexible substrate.
  34. Hsieh, Chin-Tang; Wu, Fei-Jain; Tu, Chia-Jung, Flexible substrate.
  35. Mohwinkel Clifford A. ; Johnson Edwin F. ; Stoneham Edward B., Flip-mounted impedance.
  36. Lee, DongHoon; Kim, DoHyung; Park, JungSoo; Han, SeungChul; Kim, JooHyun; Hiner, David Jon; Huemoeller, Ronald Patrick; Kelly, Michael G., Interposer, manufacturing method thereof, semiconductor package using the same, and method for fabricating the semiconductor package.
  37. Kamath, Sundar; Chazan, David; Strandberg, Jan I.; Beilin, Solomon I., Isolated flip chip of BGA to minimize interconnect stress due to thermal mismatch.
  38. Kamath Sundar ; Chazan David ; Strandberg Jan I. ; Beilin Solomon I., Isolated flip chip or BGA to minimize interconnect stress due to thermal mismatch.
  39. Sakai, Norio, Laminated ceramic electronic component having via-hole conductors with different sectional sizes.
  40. Kuo, Bob Shih-Wei; Dunlap, Brett Arnold; Bolognia, David, Light emitting diode (LED) package and method.
  41. Dunlap, Brett Arnold; Darveaux, Robert Francis, Mechanical tape separation package.
  42. Dunlap, Brett Arnold; Darveaux, Robert Francis, Mechanical tape separation package and method.
  43. Booth, Jr., Roger A.; Cheng, Kangguo; Hannon, Robert; Todi, Ravi M.; Wang, Geng, Method and structure for forming a deep trench capacitor.
  44. Hiner,David Jon; Huemoeller,Ronald Patrick; Rusli,Sukianto, Method for making an integrated circuit substrate having embedded back-side access conductors and vias.
  45. Huemoeller,Ronald Patrick; Rusli,Sukitano, Method for making an integrated circuit substrate having embedded passive components.
  46. Hiner, David Jon; Huemoeller, Ronald Patrick; Rusli, Sukianto, Method for making an integrated circuit substrate having laminated laser-embedded circuit layers.
  47. Huemoeller,Ronald Patrick; Rusli,Sukianto, Method for making an integrated circuit substrate having laser-embedded conductive patterns.
  48. Norman P. De Bastiani, Method for making fabric-based, adhesively mounted printed circuit for upholstered seats and the like.
  49. Nakamura, Kei; Tanigawa, Satoshi; Oota, Shinya, Method for producing multilayer wiring circuit board.
  50. Rusli, Sukianto; Huemoeller, Ronald Patrick, Method of fabricating an embedded circuit pattern.
  51. Hanke,Andr챕, Method of fabricating an interconnection for chip sandwich arrangements.
  52. Dunlap, Brett Arnold, Method of forming a plurality of electronic component packages.
  53. Hiner,David Jon; Huemoeller,Ronald Patrick; Rusli,Sukianto, Method of manufacturing a semiconductor package.
  54. Nicholls, Louis W.; St. Amand, Roger D.; Kim, Jin Seong; Jung, Woon Kab; Yang, Sung Jin; Darveaux, Robert F., Methods and structures for increasing the allowable die size in TMV packages.
  55. Jacobs Scott L., Microelectronic packages including thin film decal and dielectric adhesive layer having conductive vias therein, and methods of fabricating the same.
  56. Dreiza, Mahmoud; Ballantine, Andrew; Shumway, Russell Scott, Molded cavity substrate MEMS package fabrication method and structure.
  57. Huemoeller, Ronald Patrick; Hiner, David Jon; Lie, Russ, Multi-level circuit substrate fabrication method.
  58. Schueller, Randolph D., Multi-metal layer circuit.
  59. Cheng, Chien-Pang, Multilayer printed circuit board and method for making same.
  60. Anderson Daniel Joseph, PC card test and configuration connector.
  61. Tai,Chan Fei; Huang,Ya Ling, Pad layouts of a printed circuit board.
  62. Noda,Yuji, Printed wiring board.
  63. Peters Michael G. ; Wang Wen-chou Vincent ; Takahashi Yasuhito ; Chou William ; Lee Michael G. ; Beilin Solomon, Reduced cross-talk noise high density signal interposer with power and ground wrap.
  64. Kim, Do Hyung; Kang, Dae Byoung; Han, Seung Chul, Semiconductor device.
  65. Kim, Jin Seong; Park, Dong Joo; Kim, Kwang Ho; Ahn, Ye Sul, Semiconductor device and fabricating method thereof.
  66. Kim, Sang Won; Jung, Boo Yang; Kim, Sung Kyu; Yoo, Min; Lee, Seung Jae, Semiconductor device and fabricating method thereof.
  67. Clark, David; Zwenger, Curtis, Semiconductor device and manufacturing method thereof.
  68. Paek, Jong Sik; Do, Won Chul; Park, Doo Hyun; Park, Eun Ho; Oh, Sung Jae, Semiconductor device and manufacturing method thereof.
  69. Paek, Jong Sik; Do, Won Chul; Park, Doo Hyun; Park, Eun Ho; Oh, Sung Jae, Semiconductor device and manufacturing method thereof.
  70. Ryu, Ji Yeon; Kim, Byong Jin; Shim, Jae Beum, Semiconductor device and manufacturing method thereof.
  71. Kim, Jin Seong; Park, Dong Joo; Kim, Kwang Ho; Yoo, Hee Yeoul; Jeong, Jeong Wung, Semiconductor device having overlapped via apertures.
  72. Kim, Jin Seong; Park, Dong Joo; Kim, Kwang Ho; Yoo, Hee Yeoul; Jeong, Jeong Wung, Semiconductor device having overlapped via apertures.
  73. Kim, Jin Seong; Park, Dong Joo; Kim, Kwang Ho; Yoo, Hee Yeoul; Jeong, Jeong Wung, Semiconductor device having overlapped via apertures.
  74. Kelly, Michael; Hiner, David; Huemoeller, Ronald; St. Amand, Roger, Semiconductor package and fabricating method thereof.
  75. Kelly, Michael; Hiner, David; Huemoeller, Ronald; St. Amand, Roger, Semiconductor package and fabricating method thereof.
  76. Kelly, Michael; Hiner, David; Huemoeller, Ronald; St. Amand, Roger, Semiconductor package and fabricating method thereof.
  77. Huemoeller,Ronald Patrick; Hiner,David Jon; Rusli,Sukianto, Semiconductor package and substrate having multi-level vias.
  78. Huemoeller,Ronald Patrick; Hiner,David Jon; Rusli,Sukianto, Semiconductor package and substrate having multi-level vias fabrication method.
  79. Scanlan, Christopher Marc; Huemoeller, Ronald Patrick, Semiconductor package including a top-surface metal layer for implementing circuit features.
  80. Scanlan, Christopher Marc; Huemoeller, Ronald Patrick, Semiconductor package including a top-surface metal layer for implementing circuit features.
  81. Scanlan, Christopher Marc; Huemoeller, Ronald Patrick, Semiconductor package including a top-surface metal layer for implementing circuit features.
  82. Hiner, David Jon; Huemoeller, Ronald Patrick; Rusli, Sukianto, Semiconductor package including top-surface terminals for mounting another semiconductor package.
  83. Hiner, David Jon; Huemoeller, Ronald Patrick; Rusli, Sukianto, Semiconductor package including top-surface terminals for mounting another semiconductor package.
  84. Hiner, David Jon; Huemoeller, Ronald Patrick; Rusli, Sukianto, Semiconductor package including top-surface terminals for mounting another semiconductor package.
  85. Huemoeller,Ronald Patrick; Hiner,David Jon; Rusli,Sukianto; Sheridan,Richard, Semiconductor package substrate fabrication method.
  86. Darveaux, Robert Francis; St. Amand, Roger D.; Perelman, Vladimir, Stackable package and method.
  87. Darveaux, Robert Francis; St. Amand, Roger D.; Perelman, Vladimir, Stackable package and method.
  88. Bancod, Ludovico E.; Kim, Jin Seong; Wachtler, Kurt Peter, Stackable plasma cleaned via package and method.
  89. Yoshida, Akito; Dreiza, Mahmoud; Zwenger, Curtis Michael, Stackable protruding via package and method.
  90. Darveaux, Robert Francis; Bancod, Ludovico; Yoshida, Akito, Stackable treated via package and method.
  91. Yoshida, Akito; Dreiza, Mahmoud, Stackable variable height via package and method.
  92. Yoshida, Akito; Dreiza, Mahmoud, Stackable variable height via package and method.
  93. Yoshida, Akito; Dreiza, Mahmoud; Zwenger, Curtis Michael, Stackable via package and method.
  94. Yoshida, Akito; Dreiza, Mahmoud; Zwenger, Curtis Michael, Stackable via package and method.
  95. Yoshida, Akito; Dreiza, Mahmoud; Zwenger, Curtis Michael, Stackable via package and method.
  96. Yoshida, Akito; Dreiza, Mahmoud; Zwenger, Curtis Michael, Stackable via package and method.
  97. Yoshida, Akito; Dreiza, Mahmoud; Zwenger, Curtis Michael, Stackable via package and method.
  98. Yoshida, Akito; Dreiza, Mahmoud; Zwenger, Curtis Michael, Stackable via package and method.
  99. Kuo, Bob Shih-Wei; Dunlap, Brett Arnold; Troche, Jr., Louis B.; Syed, Ahmer; Shumway, Russell, Stacked and staggered die MEMS package and method.
  100. Longo, Joseph Marco; Scanlan, Christopher M., Stacked redistribution layer (RDL) die assembly package.
  101. Longo, Joseph Marco; Scanlan, Christopher M., Stacked redistribution layer (RDL) die assembly package.
  102. Scanlan, Christopher M., Stacked redistribution layer (RDL) die assembly package.
  103. Scanlan, Christopher M., Stacked redistribution layer (RDL) die assembly package.
  104. Yim, Choong-Bin; Mok, Seung-Kon; Park, Jin-Woo; Choi, Dae-Young; Kim, Mi-Yeon, Stacked semiconductor packages.
  105. Yim, Choong-Bin; Mok, Seung-Kon; Park, Jin-Woo; Choi, Dae-Young; Kim, Mi-Yeon, Stacked semiconductor packages.
  106. Huemoeller, Ronald Patrick; Rusli, Sukianto, Straight conductor blind via capture pad structure and fabrication method.
  107. Huemoeller, Ronald Patrick; Rusli, Sukianto; Hiner, David Jon, Substrate having stiffener fabrication method.
  108. Wright, Mitchel E., Tailoring impedances of conductive traces in a circuit board.
  109. Wright,Mitchel E., Tailoring impedances of conductive traces in a circuit board.
  110. Dunlap, Brett Arnold; Copia, Alexander William, Thin stackable package and method.
  111. Welling,Ando; Bergmann,Matthias; Hoppe,Joachim, Throughplating of flexible printed boards.
  112. St. Amand, Roger D., Underfill contacting stacking balls package fabrication method and structure.
  113. Jung, Boo Yang; Paek, Jong Sik; Lee, Choon Heung; Park, In Bae; Kim, Sang Won; Kim, Sung Kyu; Lee, Sang Gyu, Wafer level fan out semiconductor device and manufacturing method thereof.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로