$\require{mediawiki-texvc}$
  • 검색어에 아래의 연산자를 사용하시면 더 정확한 검색결과를 얻을 수 있습니다.
  • 검색연산자
검색연산자 기능 검색시 예
() 우선순위가 가장 높은 연산자 예1) (나노 (기계 | machine))
공백 두 개의 검색어(식)을 모두 포함하고 있는 문서 검색 예1) (나노 기계)
예2) 나노 장영실
| 두 개의 검색어(식) 중 하나 이상 포함하고 있는 문서 검색 예1) (줄기세포 | 면역)
예2) 줄기세포 | 장영실
! NOT 이후에 있는 검색어가 포함된 문서는 제외 예1) (황금 !백금)
예2) !image
* 검색어의 *란에 0개 이상의 임의의 문자가 포함된 문서 검색 예) semi*
"" 따옴표 내의 구문과 완전히 일치하는 문서만 검색 예) "Transform and Quantization"

특허 상세정보

Multiprocessor scheduling and execution

국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판) G06F-009/00   
미국특허분류(USC) 395/672 ; 395/674
출원번호 US-0555051 (1995-11-08)
발명자 / 주소
출원인 / 주소
인용정보 피인용 횟수 : 89  인용 특허 : 0
초록

In accordance with the principles of the invention, a multiprocessor scheduling and execution system and method is disclosed for signal processing tasks on P processors using a computer to schedule the execution. The method comprises representing the signal processing tasks in a manner stored within the computer so as to determine flow equations and timing constraints for the processor scheduling, performing corrected gradient descents on the stored representation of the signal processing tasks using the determined timing constraints and an error criteri...

대표
청구항

[ What is claimed is:] [1.] A method of executing signal processing tasks on P processors using a computer to schedule the execution, said method comprising the steps of:representing the signal processing tasks in a manner stored within said computer so as to determine flow equations and timing constraints for the processor scheduling;performing corrected gradient descents on the stored representation of the signal processing tasks using said flow equations and determined timing constraints and an error criterion until substantial convergence to a proces...

이 특허를 인용한 특허 피인용횟수: 89

  1. Ramchandran, Amit. Adaptable datapath for a digital processing system. USP2013028380884.
  2. Ramchandran, Amit. Adaptable datapath for a digital processing system. USP2015049015352.
  3. Ramchandran, Amit. Adaptable datapath for a digital processing system. USP2014048706916.
  4. Ramchandran, Amit. Adaptable datapath for a digital processing system. USP2009107606943.
  5. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter J.. Adaptive integrated circuitry with heterogeneous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements. USP2015109164952.
  6. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter J.. Adaptive integrated circuitry with heterogeneous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements. USP2013098543795.
  7. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter James. Adaptive integrated circuitry with heterogeneous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements. USP2013098533431.
  8. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter James. Adaptive integrated circuitry with heterogenous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements. USP2013098543794.
  9. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter James. Adaptive processor for performing an operation with simple and complex units each comprising configurably interconnected heterogeneous elements. USP2013018356161.
  10. Master, Paul L.; Uvacek, Bohumir. Apparatus and method for adaptive multimedia reception and transmission in communication environments. USP2015049002998.
  11. Master, Paul L.; Smith, Stephen J.; Watson, John. Apparatus, method, system and executable module for configuration and operation of adaptive integrated circuitry having fixed, application specific computational elements. USP2016059330058.
  12. Master, Paul L.; Smith, Stephen J.; Watson, John. Apparatus, method, system and executable module for configuration and operation of adaptive integrated circuitry having fixed, application specific computational elements. USP2014118880849.
  13. Master, Paul L.; Smith, Stephen J.; Watson, John. Apparatus, method, system and executable module for configuration and operation of adaptive integrated circuitry having fixed, application specific computational elements. USP2012088250339.
  14. Master, Paul L.; Smith, Stephen J.; Watson, John. Apparatus, system and method for configuration of adaptive integrated circuitry having fixed, application specific computational elements. USP2017039594723.
  15. Master, Paul L.; Smith, Stephen J.; Watson, John. Apparatus, system and method for configuration of adaptive integrated circuitry having heterogeneous computational elements. USP2012078225073.
  16. Dave Bharat P. ; Jha Niraj K.. Cluster-based hardware-software co-synthesis of heterogeneous distributed embedded systems. USP2000086097886.
  17. Heidari, Ghobad; Chang, Kuor Hsin; Master, Paul L.; Hogenauer, Eugene B.; Scheuermann, Walter James. Communications module, device, and method for implementing a system acquisition function. USP2009117620097.
  18. Dave Bharat P. ; Jha Niraj K.. Concurrent hardware-software co-synthesis of hard real-time aperiodic and periodic specifications of embedded system architectures. USP2000086110220.
  19. Master, Paul L.; Watson, John. Configurable hardware based digital imaging apparatus. USP2009107609297.
  20. Scheuermann, W. James; Hogenauer, Eugene B.. Control node for multi-core system. USP20190110185502.
  21. VanAntwerp, Mark Daniel. Coordination of video stream timing in cloud-based video streaming system. USP2017069686576.
  22. May,Philip E.; Lucas,Brian G.; Moat,Kent D.. Dataflow graph compression for power reduction in a vector processor. USP2007107290122.
  23. Komatsu Hideaki,JPX ; Ogasawara Takeshi,JPX. Determining a communication schedule between processors. USP2001066253372.
  24. Komatsu Hideaki,JPX ; Ogasawara Takeshi,JPX. Determining a communication schedule between processors. USP2000106126331.
  25. Furtek, Frederick Curtis; Master, Paul L.. External memory controller. USP2012098266388.
  26. Furtek, Frederick Curtis; Master, Paul L.. External memory controller node. USP2014078769214.
  27. Furtek, Fredrick Curtis; Master, Paul L.. External memory controller node. USP2011077984247.
  28. Furtek, Fredrick Curtis; Master, Paul L.. External memory controller node. USP2011077979646.
  29. Scheuermann,Walter James. Hardware implementation of the secure hash standard. USP2009027489779.
  30. Scheuermann, W. James; Hogenauer, Eugene B.. Hardware task manager. USP2017059665397.
  31. Scheuermann, W. James; Hogenauer, Eugene B.. Hardware task manager. USP2012068200799.
  32. Scheuermann, W. James; Hogenauer, Eugene B.. Hardware task manager. USP2010017653710.
  33. Scheuermann, W. James; Hogenauer, Eugene B.. Hardware task manager. USP2014078782196.
  34. Dave Bharat P.. Hardware-software co-synthesis of embedded system architectures using quality of architecture metrics. USP2001016178542.
  35. Dave Bharat P. ; Jha Niraj K.. Hardware-software co-synthesis of heterogeneous distributed embedded systems for low overhead fault tolerance. USP2000096117180.
  36. Dave Bharat P. ; Jha Niraj K.. Hardware-software co-synthesis of hierarchical heterogeneous distributed embedded systems. USP2001096289488.
  37. Bharat P. Dave. Hardware/software co-synthesis of dynamically reconfigurable embedded systems. USP2002076415384.
  38. Sambhwani, Sharad; Heidari, Ghobad. Low I/O bandwidth method and system for implementing detection and identification of scrambling codes. USP2013058442096.
  39. Sambhwani, Sharad; Heidari, Ghobad. Low I/O bandwidth method and system for implementing detection and identification of scrambling codes. USP2010027668229.
  40. Sambhwani,Sharad; Heidari,Ghobad. Low I/O bandwidth method and system for implementing detection and identification of scrambling codes. USP2009037512173.
  41. Zhang, Zheng; Qian, Zhengping; Chen, Xiuwei; Yu, Yuan. Matrix computation framework. USP2014078788556.
  42. Norris,James M.; May,Philip E.; Moat,Kent D.; Essick, IV,Raymond B.; Lucas,Brian G.. Method and apparatus for addressing a vector of elements in a partitioned memory using stride, skip and span values. USP2006087100019.
  43. Bansal, Nikhil; Challenger, James R. H.; Fleischer, Lisa Karen; Hildrum, Kirsten Weale; King, Richard P.; Rajan, Deepak; Tao, David; Wolf, Joel Leonard. Method and apparatus for assigning fractional processing nodes to work in a stream-oriented computer system. USP2010127853949.
  44. Bansal, Nikhil; Challenger, James R. H.; Fleischer, Lisa Karen; Hildrum, Kirsten Weale; King, Richard P.; Rajan, Deepak; Tao, David; Wolf, Joel Leonard. Method and apparatus for assigning fractional processing nodes to work in a stream-oriented computer system. USP2013098533722.
  45. May,Philip E.; Essick, IV,Raymond B.; Lucas,Brian G.; Moat,Kent D.; Norris,James M.. Method and apparatus for elimination of prolog and epilog instructions in a vector processor using data validity tags and sink counters. USP2008087415601.
  46. Galdy, Alessio; Sapru, Sidharth. Method and system for a graph based video streaming platform. USP2016089417921.
  47. Master, Paul L.. Method and system for achieving individualized protected space in an operating system. USP2010027660984.
  48. Ito, Motonari. Method and system for coordinating stream processing at a video streaming platform. USP2017119826011.
  49. Master, Paul L.. Method and system for creating and programming an adaptive computing engine. USP2011017865847.
  50. Galdy, Alessio; VanAntwerp, Mark. Method and system for ensuring reliability of unicast video streaming at a video streaming platform. USP2018039912707.
  51. Chekuri, Chandra; Khanna, Sanjeev. Method and system for load scheduling multidimensional tasks among multiple processors. USP2004086779183.
  52. Plunkett, Robert T.; Heidari, Ghobad; Master, Paul L.. Method and system for managing hardware resources to implement system functions using an adaptive computing architecture. USP2015059037834.
  53. Plunkett, Robert T.; Heidari, Ghobad; Master, Paul L.. Method and system for managing hardware resources to implement system functions using an adaptive computing architecture. USP2016079396161.
  54. Plunkett, Robert T.; Heidari, Ghobad; Master, Paul L.. Method and system for managing hardware resources to implement system functions using an adaptive computing architecture. USP2013118589660.
  55. Plunkett, Robert T.; Heidari, Ghobad; Master, Paul L.. Method and system for managing hardware resources to implement system functions using an adaptive computing architecture. USP2010077752419.
  56. Boucher, Michael L.. Method and system for merging directed acyclic graphs representing data flow codes. USP2013118578389.
  57. Scheuermann, W. James. Method and system for reconfigurable channel coding. USP2014078767804.
  58. Scheuermann, W. James. Method and system for reconfigurable channel coding. USP2012088249135.
  59. Scheuermann, W. James. Method and system for reconfigurable channel coding. USP2010107809050.
  60. Scheuermann, W. James. Method and system for reconfigurable channel coding. USP2010107822109.
  61. Katzenberger Gary Shon. Method and system for storing information in a computer system memory using hierarchical data node relationships. USP1999105970496.
  62. Beyer, Dirk; Wiener, Janet; Kelly, Terence. Method of dispatching tasks in multi-processor computing environment with dispatching rules and monitoring of system status. USP2011098015564.
  63. Master,Paul L.; Hogenauer,Eugene; Wu,Bicheng William; Chuang,Dan MingLun; Freeman Benson,Bjorn. Method, system and program for developing and scheduling adaptive integrated circuity and corresponding control or configuration information. USP2009017478031.
  64. Golab, Lukasz; Johnson, Theodore. Methods, systems, and products for maintaining data consistency in a stream warehouse. USP2016029262504.
  65. Rehg,James M.; Knobe,Kathleen. On-line scheduling of constrained dynamic applications for parallel targets. USP2006077073175.
  66. Dave Bharat P. ; Jha Niraj K.. Power-related hardware-software co-synthesis of heterogeneous distributed embedded systems. USP2000076086628.
  67. Master, Paul L.. Profiling of software and circuit designs utilizing data operation analyses. USP2012098276135.
  68. Jones, Michael B.; Draves, Jr., Richard P.; Rosu, Daniela; Rosu, Marcel-Catalin. Providing predictable scheduling of programs using a repeating precomputed schedule. USP2004096792445.
  69. Jones, Michael B.; Draves, Jr., Richard P.; Rosu, Daniela; Rosu, Marcel-Catalin. Providing predictable scheduling of programs using a repeating precomputed schedule. USP2004046718360.
  70. Jones, Michael B.; Regehr, John. Providing predictable scheduling of programs using repeating precomputed schedules on discretely scheduled and/or multiprocessor operating systems. USP2004066745222.
  71. Jones,Michael B.; Regehr,John. Providing predictable scheduling of programs using repeating precomputed schedules on discretely scheduled and/or multiprocessor operating systems. USP2008087409689.
  72. Jones,Michael B.; Regehr,John. Providing predictable scheduling of programs using repeating precomputed schedules on discretely scheduled and/or multiprocessor operating systems. USP2007017171669.
  73. Jones,Michael B.; Regehr,John. Providing predictable scheduling of programs using repeating precomputed schedules on discretely scheduled and/or multiprocessor operating systems. USP2007017162720.
  74. Jones,Michael B.; Regehr,John. Providing predictable scheduling of programs using repeating precomputed schedules on discretely scheduled and/or multiprocessor operating systems. USP2006097107593.
  75. Jones,Michael B.; Regehr,John. Providing predictable scheduling of programs using repeating precomputed schedules on discretely scheduled and/or multiprocessor operating systems. USP2006127155724.
  76. Jones,Michael B.; Regehr,John. Providing predictable scheduling of programs using repeating precomputed schedules on discretely scheduled and/or multiprocessor operating systems. USP2006027000232.
  77. Dave Bharat P.. Proximity-based cluster allocation for hardware-software co-synthesis of heterogeneous distributed embedded systems. USP2001056230303.
  78. VanAntwerp, Mark Daniel; Wang, Weimin Mark. Real-time anomaly mitigation in a cloud-based video streaming system. USP20181210164853.
  79. Galdy, Alessio; Juteau, Eric; Davis, Jeffrey Alan; VanAntwerp, Mark Daniel. Resource allocation optimization for cloud-based video processing. USP2016089407944.
  80. May,Philip E.; Moat,Kent Donald; Essick, IV,Raymond B.; Chiricescu,Silviu; Lucas,Brian Geoffrey; Norris,James M.; Schuette,Michael Allen; Saidi,Ali. Scheduler of program instructions for streaming vector processor having interconnected functional units. USP2006117140019.
  81. Santos, Cipriano A.; Beyer, Dirk; Zhou, Yunhong; Kelly, Terence P.. Scheduling computer processing jobs that have stages and precedence constraints among the stages. USP2012108281313.
  82. Dave Bharat P. ; Jha Niraj K. ; Lakshminarayana Ganesh. Scheduling-based hardware-software co-synthesis of heterogeneous distributed embedded systems. USP2000086112023.
  83. Master,Paul L.; Watson,John. Storage and delivery of device features. USP2009027493375.
  84. Lucas,Brian Geoffrey; May,Philip E.; Moat,Kent Donald; Essick, IV,Raymond B.; Chiricescu,Silviu; Norris,James M.; Schuette,Michael Allen; Saidi,Ali. Streaming vector processor with reconfigurable interconnection switch. USP2007017159099.
  85. Griglock, Mark Anthony; Huyck, Patrick John; Ishee, Sidney Slay; Gleason, James Anthony; Erich, Richard Andrew; Aamold, Mathew Lowell. System and method for time variant scheduling of affinity groups comprising processor core and address spaces on a synchronized multicore processor. USP2015109158592.
  86. Master, Paul L.; Watson, John. System for adapting device standards after manufacture. USP2009107602740.
  87. Master, Paul L.; Watson, John. System for authorizing functionality in adaptable hardware devices. USP201109E042743.
  88. Katragadda, Ramana; Spoltore, Paul; Howard, Ric. Task definition for specifying resource requirements. USP2012018108656.
  89. Griglock, Mark Anthony; Huyck, Patrick John; Ishee, Sidney Slay; Gleason, James Anthony; Erich, Richard Andrew; Aamold, Mathew Lowell. Time-variant scheduling of affinity groups on a multi-core processor. USP2017099772884.