$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Programmable metallization cell structure and method of making same 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • G11C-013/00
출원번호 US-0652706 (1996-05-30)
발명자 / 주소
  • Kozicki Michael N.
  • West William C.
출원인 / 주소
  • Arizona Board of Regents
대리인 / 주소
    Snell & Wilmer
인용정보 피인용 횟수 : 397  인용 특허 : 6

초록

A programmable metallization cell ("PMC") comprises a fast ion conductor such as a chalcogenide-metal ion and a plurality of electrodes (e.g., an anode and a cathode) disposed at the surface of the fast ion conductor and spaced a set distance apart from each other. Preferably, the fast ion conductor

대표청구항

[ What is claimed is:] [1.] A programmable metallization cell comprising a body formed of a fast ion conductor material having metallic ions disposed therein, a plurality of conducting electrodes deposited on said body of material, said electrodes adapted to have a first voltage applied between two

이 특허에 인용된 특허 (6)

  1. Neale Ronald G. (Indian Harbour Beach FL), Amorphous non-volatile ram.
  2. Kozicki Michael N. (Phoenix AZ), Personal electronic dosimeter.
  3. Buckley William D. (1035 Kirts Road Troy MI 48084), Process of making a filament-type memory semiconductor device.
  4. Ovshinsky Stanford R. (Bloomfield Hills MI), Recording and retrieving information in an amorphous memory material using a catalytic material.
  5. Klersy Patrick J. (Madison Heights MI) Jablonski David C. (Waterford MI) Ovshinsky Stanford R. (Bloomfield Hills MI), Thin-film structure for chalcogenide electrical switching devices and process therefor.
  6. Nakamura Takashi (Kyoto JPX), Variable resistor and neuro device using the variable resistor for weighting.

이 특허를 인용한 특허 (397)

  1. Daley, Jon; Campbell, Kristy A.; Brooks, Joseph F., Access transistor for memory device.
  2. Daley, Jon; Campbell, Kristy A.; Brooks, Joseph F., Access transistor for memory device.
  3. Daley, Jon; Campbell, Kristy A.; Brooks, Joseph F., Access transistor for memory device.
  4. Nugent, Alex, Adaptive neural network utilizing nanotechnology-based components.
  5. Bulovic, Vladimir; Mandell, Aaron; Perlman, Andrew, Addressable and electrically reversible memory switch.
  6. Li, Jiutao, Agglomeration elimination for metal sputter deposition of chalcogenides.
  7. Li, Jiutao, Agglomeration elimination for metal sputter deposition of chalcogenides.
  8. Li, Jiutao, Agglomeration elimination for metal sputter deposition of chalcogenides.
  9. Li, Jiutao, Agglomeration elimination for metal sputter deposition of chalcogenides.
  10. Li, Jiutao, Agglomeration elimination for metal sputter deposition of chalcogenides.
  11. Moore, John, Apparatus and method for dual cell common electrode PCRAM memory device.
  12. Nugent,Alex, Application of hebbian and anti-hebbian learning to nanotechnology-based physical neural networks.
  13. Wang, Zhigang; Dhaoui, Fethi; McCollum, John; Bellippady, Vidyadhara, Array and control method for flash based FPGA cell.
  14. Campbell,Kristy A., Assemblies displaying differential negative resistance.
  15. Campbell, Kristy A., Assemblies displaying differential negative resistance, semiconductor constructions, and methods of forming assemblies displaying differential negative resistance.
  16. Greene, Jonathan; Hawley, Frank W.; McCollum, John, Back to back resistive random access memory cells.
  17. Greene, Jonathan; Hawley, Frank; McCollum, John, Back to back resistive random access memory cells.
  18. Bethune, Donald S; Gopalakrishnan, Kailash; Kellock, Andrew J; Shenoy, Rohit S, Backend of line (BEOL) compatible high current density access device for high density arrays of electronic components.
  19. Yang, Yang; Ouyang, Jianyong, Bistable nanoparticle-polymer composite for use in memory devices.
  20. Moore, John T.; Gilton, Terry L., Chalcogenide comprising device.
  21. Campbell, Kristy A.; Gilton, Terry L.; Moore, John T.; Brooks, Joseph F., Chalcogenide glass constant current device, and its method of fabrication and operation.
  22. Campbell, Kristy A.; Gilton, Terry L.; Moore, John T.; Brooks, Joseph F., Chalcogenide glass constant current device, and its method of fabrication and operation.
  23. Campbell, Kristy A.; Gilton, Terry L.; Moore, John T.; Brooks, Joseph F., Chalcogenide glass constant current device, and its method of fabrication and operation.
  24. Campbell,Kristy A., Chalcogenide-based electrokinetic memory element and method of forming the same.
  25. Kamalanathan, Deepak; Echeverry, Juan Pablo Saenz; Gopinath, Venkatesh P., Circuits and methods for placing programmable impedance memory elements in high impedance states.
  26. Hecht, Volker, Circuits and methods for preventing over-programming of ReRAM-based memory cells.
  27. Derhacobian, Narbeh; Naveh, Ishai, Circuits and methods having programmable impedance elements.
  28. Derhacobian, Narbeh; Hollmer, Shane Charles; Naveh, Ishai, Circuits having programmable impedance elements.
  29. Li, Jiutao; McTeer, Allen; Herdt, Gregory; Doan, Trung T., Co-sputter deposition of metal-doped chalcogenides.
  30. Li,Jiutao; McTeer,Allen; Herdt,Gregory; Doan,Trung T., Co-sputter deposition of metal-doped chalcogenides.
  31. Li,Jiutao; McTeer,Allen; Herdt,Gregory; Doan,Trung T., Co-sputter deposition of metal-doped chalcogenides.
  32. Nejad,Hasan; Seyyedy,Mirmajid, Columnar 1T-N memory cell structure.
  33. Hush, Glen; Baker, Jake, Complementary bit PCRAM sense amplifier and method of operation.
  34. Hush, Glen; Baker, Jake, Complementary bit PCRAM sense amplifier and method of operation.
  35. Hush,Glen; Baker,Jake, Complementary bit resistance memory sensor and method of operation.
  36. Ma, Yi; Gopalan, Chakravarthy; Gallo, Antonio R.; Wang, Janet, Conducting bridge random access memory (CBRAM) device structures.
  37. Gallo, Antonio R., Conductive filament based memory elements and methods with improved data retention and/or endurance.
  38. Gopalan, Chakravarthy, Contact structure and method for variable impedance memory element.
  39. Campbell, Kristy A., Continuously variable resistor.
  40. Sasaki, Masayoshi, Cross-point semiconductor memory device and method of manufacturing the same.
  41. Kozicki, Michael N.; Ren, Minghan, Dendritic metal structures, methods for making dendritic metal structures, and devices including them.
  42. Kozicki, Michael N., Dendritic structures and tags.
  43. Kozicki, Michael N., Dendritic structures and tags.
  44. Kozicki, Michael N., Dendritic structures and tags.
  45. Kozicki, Michael N., Dendritic structures and tags.
  46. Campbell, Kristy A., Differential negative resistance memory.
  47. Campbell,Kristy A., Differential negative resistance memory.
  48. Campbell,Kristy A., Differential negative resistance memory.
  49. Hush, Glen; Duesman, Kevin G.; Casper, Steve, Dual write cycle programmable conductor memory system and method of operation.
  50. Sakamoto, Toshitsugu; Aono, Masakazu; Hasegawa, Tsuyoshi; Nakayama, Tomonobu; Terabe, Kazuya; Kawaura, Hisao; Sugibayashi, Tadahiko, Electric device using solid electrolyte.
  51. Lankhorst,Martijn Henri Richard; Meinders,Erwin Rinaldo; Wolters,Robertus Adrianus Maria; Widdershoven,Franciscus Petrus, Electric device with phase change material and parallel heater.
  52. Alan R. Reinberg, Electrical and thermal contact for use in semiconductor devices.
  53. Reinberg Alan R., Electrical and thermal contact for use in semiconductor devices.
  54. Reinberg, Alan R., Electrical and thermal contact for use in semiconductor devices.
  55. Reinberg, Alan R., Electrical and thermal contact for use in semiconductor devices.
  56. Reinberg,Alan R., Electrical and thermal contact for use in semiconductor devices.
  57. Kozicki, Michael, Electrical devices including dendritic metal electrodes.
  58. Bloch, Didier; Le Cras, Frederic, Electrochemical memory device.
  59. Moore,John T.; Brooks,Joseph F., Electrode structure for use in an integrated circuit.
  60. Li, Jiutao; McTeer, Allen, Elimination of dendrite formation during metal/chalcogenide glass deposition.
  61. Li, Jiutao; McTeer, Allen, Elimination of dendrite formation during metal/chalcogenide glass deposition.
  62. Liu, Jun, Enhanced memory density resistance variable memory cells, arrays, devices and systems including the same, and methods of fabrication.
  63. Liu, Jun, Enhanced memory density resistance variable memory cells, arrays, devices and systems including the same, and methods of fabrication.
  64. Campbell,Kristy A.; Moore,John T.; Gilton,Terry L., Fabrication of single polarity programmable resistance structure.
  65. Mandell, Aaron; Perlman, Andrew, Floating gate memory device using composite molecular material.
  66. Zheng, Yuankai; Dimitrov, Dimitar V., Flux-closed STRAM with electronically reflective insulative spacer.
  67. Zheng, Yuankai; Dimitrov, Dimitar V., Flux-closed STRAM with electronically reflective insulative spacer.
  68. Zheng, Yuankai; Dimitrov, Dimitar V., Flux-closed STRAM with electronically reflective insulative spacer.
  69. Li, Jiutao; Hampton, Keith; McTeer, Allen, Forming a memory device using sputtering to deposit silver-selenide film.
  70. Nugent, Alex, Fractal memory and computational methods and systems based on nanotechnology.
  71. Nugent,Alex, Fractal memory and computational methods and systems based on nanotechnology.
  72. Greene, Jonathan; Hawley, Frank W.; McCollum, John, Front to back resistive random access memory cells.
  73. Greene, Jonathan; Hawley, Frank W.; McCollum, John, Front to back resistive random access memory cells.
  74. Greene, Jonathan; Hawley, Frank; McCollum, John, Front to back resistive random access memory cells.
  75. Moore, John T.; Gilton, Terry L.; Campbell, Kristy A., Graded GeSeconcentration in PCRAM.
  76. Moore, John T.; Gilton, Terry L.; Campbell, Kristy A., Graded GexSe100-x concentration in PCRAM.
  77. Nugent, Alex, Hierarchical temporal memory methods and systems.
  78. Nugent, Alex, High density synapse chip using nanoparticles.
  79. Seyyedy, Mirmajid; Hush, Glen, Hybrid MRAM array structure and operation.
  80. Seyyedy, Mirmajid; Hush, Glen, Hybrid MRAM array structure and operation.
  81. Seyyedy, Mirmajid; Hush, Glen, Hybrid MRAM array structure and operation.
  82. Li, Jiutao; McTeer, Allen, Integrated circuit device and fabrication using metal-doped chalcogenide materials.
  83. Li, Jiutao; McTeer, Allen, Integrated circuit device and fabrication using metal-doped chalcogenide materials.
  84. Li, Jiutao; McTeer, Allen, Integrated circuit device and fabrication using metal-doped chalcogenide materials.
  85. Perner,Martin, Integrated semiconductor memory.
  86. Uhlenbrock, Stefan, Large scale synthesis of germanium selenide glass and germanium selenide glass compounds.
  87. Van Buskirk, Michael A., Latch circuits and methods with programmable impedance elements.
  88. Johnson,Brian G., Lateral phase change memory.
  89. Campbell, Kristy A.; Li, Jiutao; McTeer, Allen; Moore, John T., Layered resistance variable memory device and method of fabrication.
  90. Campbell, Kristy A.; Li, Jiutao; McTeer, Allen; Moore, John T., Layered resistance variable memory device and method of fabrication.
  91. Campbell,Kristy A.; Li,Jiutao; McTeer,Allen; Moore,John T., Layered resistance variable memory device and method of fabrication.
  92. McCollum, John L.; Hamdy, Esmat Z., Low leakage ReRAM FPGA configuration cell.
  93. Perner Frederick A. ; Eldredge Kenneth J. ; Tran Lung T., MRAM device including digital sense amplifiers.
  94. Zhu, Wenzhong; Lou, Xiaohua; Dimitrov, Dimitar V., Magnetic memory with asymmetric energy barrier.
  95. Zhu, Wenzhong; Lou, Xiaohua; Dimitrov, Dimitar V., Magnetic memory with asymmetric energy barrier.
  96. Zheng, Yuankai; Xi, Haiwen; Dimitrov, Dimitar V.; Wang, Dexin, Magnetic memory with phonon glass electron crystal material.
  97. Zheng, Yuankai; Xi, Haiwen; Dimitrov, Dimitar V.; Wang, Dexin, Magnetic memory with phonon glass electron crystal material.
  98. Zheng, Yuankai; Xi, Haiwen; Dimitrov, Dimitar V.; Wang, Dexin, Magnetic memory with phonon glass electron crystal material.
  99. Tang, Michael Xuefei; Sun, Ming; Dimitrov, Dimitar V.; Ryan, Patrick, Magnetic memory with porous non-conductive current confinement layer.
  100. Tang, Michael Xuefei; Sun, Ming; Dimitrov, Dimitar V.; Ryan, Patrick, Magnetic memory with porous non-conductive current confinement layer.
  101. Zheng, Yuankai; Gao, Zheng; Zhu, Wenzhong; Jung, Wonjoon; Xi, Haiwen, Magnetic stack having reference layers with orthogonal magnetization orientation directions.
  102. Zheng, Yuankai; Gao, Zheng; Zhu, Wenzhong; Jung, Wonjoon; Xi, Haiwen, Magnetic stack having reference layers with orthogonal magnetization orientation directions.
  103. Zheng, Yuankai; Gao, Zheng; Zhu, Wenzhong; Jung, Wonjoon; Xi, Haiwen, Magnetic stack having reference layers with orthogonal magnetization orientation directions.
  104. Zheng, Yuankai; Gao, Zheng; Feng, Xuebing, Magnetic stack with laminated layer.
  105. Moore,John T.; Gilton,Terry L., Memory architecture and method of manufacture and operation thereof.
  106. Moore,John T.; Gilton,Terry L., Memory architecture and method of manufacture and operation thereof.
  107. Moore,John T.; Gilton,Terry L., Memory architecture and method of manufacture and operation thereof.
  108. Moore,John T.; Gilton,Terry L., Memory architecture and method of manufacture and operation thereof.
  109. Moore,John T.; Gilton,Terry L., Memory architecture containing a high density memory array of semi-volatile or non-volatile memory elements.
  110. Daley,Jon, Memory array for increased bit density.
  111. Daley, Jon, Memory array for increased bit density and method of forming the same.
  112. Li,Li; Li,Jiutao, Memory cell intermediate structure.
  113. Hutchinson, Christina Laura; Jin, Insik; Stover, Lance, Memory cell with alignment structure.
  114. Anderson, Paul E.; Xue, Song S., Memory cell with radial barrier.
  115. Anderson, Paul E.; Xue, Song S., Memory cell with radial barrier.
  116. Quick, Timothy A.; Marsh, Eugene P.; Uhlenbrock, Stefan; Carter, Chet E.; Sills, Scott E., Memory cells and methods of fabrication.
  117. Tian, Wei; Venkatasamy, Venkatram; Sun, Ming; Tang, Michael Xuefei; Jin, Insik; Dimitrov, Dimitar V., Memory cells including nanoporous layers containing conductive material.
  118. Gopinath, Venkatesh P.; Shields, Jeffrey Allan; Ma, Yi; Gopalan, Chakravarthy; Kwon, Ming; Dinh, John, Memory cells with vertically integrated tunnel access device and programmable impedance element.
  119. Derhacobian, Narbeh, Memory cells, devices and method with dynamic storage elements and programmable impedance shadow elements.
  120. Otsuka, Wataru; Kunihiro, Takafumi; Tsushima, Tomohito; Kitagawa, Makoto; Sumino, Jun; Ramaswamy, D. V. Nirmal, Memory cells, memory systems, and memory programming methods.
  121. Otsuka, Wataru; Kunihiro, Takafumi; Tsushima, Tomohito; Kitigawa, Makoto; Sumino, Jun; Ramaswamy, D. V. Nirmal, Memory cells, memory systems, and memory programming methods.
  122. Quick, Timothy A.; Marsh, Eugene P.; Uhlenbrock, Stefan; Carter, Chet E.; Sills, Scott E., Memory cells, semiconductor devices including such cells, and methods of fabrication.
  123. Yasuda, Shuichiro; Aratani, Katsuhisa; Ohba, Kazuhiro; Sei, Hiroaki, Memory component and memory device.
  124. Yasuda, Shuichiro; Aratani, Katsuhisa; Ohba, Kazuhiro; Sei, Hiroaki, Memory component and memory device.
  125. Yasuda, Shuichiro; Aratani, Katsuhisa; Ohba, Kazuhiro; Sei, Hiroaki, Memory component including an ion source layer and a resistance change layer, and a memory device using the same.
  126. Hachino,Hidenari; Okazaki,Nobumichi; Aratani,Katsuhisa, Memory device.
  127. Krieger, Juri H.; Yudanov, Nikolai, Memory device.
  128. Krieger, Juri H.; Yudanov, Nikolai, Memory device.
  129. Krieger, Juri H.; Yudanov, Nikolai, Memory device.
  130. Krieger, Juri H.; Yudanoy, Nikolai, Memory device.
  131. Dressler, Cyril; Sousa, Veronique, Memory device and CBRAM memory with improved reliability.
  132. Moore, John T.; Campbell, Kristy A., Memory device and methods of controlling resistance variation and resistance profile drift.
  133. Campbell, Kristy A., Memory device incorporating a resistance variable chalcogenide element.
  134. Kim, Hyun-Tak; Kim, Bong-Jun; Kang, Kwang-Yong; Yun, Sun-Jin; Lee, Yong-Wook; Chae, Byung-Gyu, Memory device using abrupt metal-insulator transition and method of operating the same.
  135. Krieger, Juri H.; Yudanov, N. F., Memory device with a self-assembled polymer film and method of making the same.
  136. Krieger, Juri H.; Yudanov, Nikolai, Memory device with active and passive layers.
  137. Krieger, Juri H.; Yudanov, Nikolai, Memory device with active passive layers.
  138. Campbell,Kristy A., Memory device with switching glass layer.
  139. Moore,John T.; Gilton,Terry L., Memory device, programmable resistance memory cell and memory array.
  140. Hollmer, Shane Charles; Gilbert, Nad Edward, Memory devices and methods for read and write operation to memory elements having dynamic change in property.
  141. Yang, Yang; Ouyang, Jianyong; Szmanda, Charles R., Memory devices based on electric field programmable films.
  142. Hollmer, Shane Charles; Dinh, John; Lewis, Derric Jawaher Herman, Memory devices, architectures and methods for memory elements having dynamic change in property.
  143. Jameson, John Ross; Hollmer, Shane Charles; Gilbert, Nad Edward, Memory devices, circuits and methods having data values based on dynamic change in material property.
  144. Moore,John T.; Campbell,Kristy A.; Gilton,Terry L., Memory element and its method of formation.
  145. Yasuda, Shuichiro; Tsushima, Tomohito; Sasaki, Satoshi; Aratani, Katsuhisa, Memory element and memory device.
  146. Yasuda, Shuichiro; Tsushima, Tomohito; Sasaki, Satoshi; Aratani, Katsuhisa, Memory element and memory device.
  147. Aratani, Katsuhisa; Tsushima, Tomohito; Kouchiyama, Akira, Memory element and memory device comprising memory layer positioned between first and second electrodes.
  148. Aratani, Katsuhisa; Tsushima, Tomohito; Kouchiyama, Akira; Mizuguchi, Tetsuya, Memory element and memory device comprising memory layer positioned between first and second electrodes.
  149. Daley, Jon; Brooks, Joseph F., Memory elements having patterned electrodes and method of forming the same.
  150. Daley, Jon; Brooks, Joseph F., Memory elements having patterned electrodes and method of forming the same.
  151. Radominski, George; Weber, Timothy L; Leith, Steven D, Memory for storing information.
  152. Kunihiro, Takafumi, Memory programming methods and memory systems.
  153. Xi, Haiwen; Liu, Hongyue; Tang, Michael Xuefei; Khoueir, Antoine; Xue, Song S., Memory with separate read and write paths.
  154. Xi, Haiwen; Liu, Hongyue; Tang, Michael Xuefei; Khoueir, Antoine; Xue, Song S., Memory with separate read and write paths.
  155. Xi, Haiwen; Liu, Hongyue; Tang, Michael Xuefei; Khoueir, Antoine; Xue, Song S., Memory with separate read and write paths.
  156. Nugent, Alex, Memristive neural processor utilizing anti-hebbian and hebbian technology.
  157. Kawaura, Hisao; Sunamura, Hiroshi, Metal atom migration switching device, drive and manufacturing methods for the same, integrated circuit device and memory device using same.
  158. Daley,Jon, Method and apparatus for accessing a memory array.
  159. Ivanov, Milena; Hoenigschmid, Heinz; Dietrich, Stefan, Method and apparatus for an integrated circuit with programmable memory cells, data system.
  160. Campbell,Kristy A., Method and apparatus for providing color changing thin film material.
  161. Campbell,Kristy A., Method and apparatus for resistance variable material cells.
  162. Casper, Stephen L.; Duesman, Kevin; Hush, Glen, Method and apparatus for sensing resistive memory state.
  163. Hush, Glen, Method and apparatus providing a cross-point memory array using a variable resistance memory cell and capacitance.
  164. Hush, Glen, Method and apparatus providing a cross-point memory array using a variable resistance memory cell and capacitance.
  165. Hush, Glen, Method and apparatus providing a cross-point memory array using a variable resistance memory cell and capacitance.
  166. Hush, Glen, Method and apparatus providing a cross-point memory array using a variable resistance memory cell and capacitance.
  167. Hush,Glen, Method and apparatus providing a cross-point memory array using a variable resistance memory cell and capacitance.
  168. Nugent, Alex, Method and system for a hierarchical temporal memory utilizing a router hierarchy and hebbian and anti-hebbian learning.
  169. Li,Li; Li,Jiutao, Method for filling via with metal.
  170. Dressler, Cyril; Sousa, Veronique, Method for making PMC type memory cells.
  171. Dressler, Cyril; Sousa, Véronique, Method for making PMC type memory cells.
  172. Gilton, Terry L.; Moore, John T., Method for programming a memory cell.
  173. Liaw, Corvin; Angerbauer, Michael; Hoenigschmid, Heinz, Method of determining a memory state of a resistive memory cell and device measuring the memory state of a resistive memory cell.
  174. Moore,John T.; Brooks,Joseph F., Method of fabricating an electrode structure for use in an integrated circuit.
  175. Moore, John, Method of fabricating dual PCRAM cells sharing a common electrode.
  176. Campbell,Kristy A., Method of forming a PCRAM device incorporating a resistance-variable chalocogenide element.
  177. Moore, John T.; Gilton, Terry L., Method of forming a chalcogenide comprising device.
  178. Brooks,Joseph F., Method of forming a chalcogenide material containing device.
  179. Brooks,Joseph F., Method of forming a chalcogenide material containing device.
  180. Campbell,Kristy A.; Gilton,Terry L.; Moore,John T., Method of forming a memory cell.
  181. Campbell, Kristy A., Method of forming a memory device incorporating a resistance variable chalcogenide element.
  182. Campbell, Kristy A., Method of forming a memory device incorporating a resistance variable chalcogenide element.
  183. Campbell, Kristy A., Method of forming a memory device incorporating a resistance-variable chalcogenide element.
  184. Moore, John T.; Gilton, Terry L., Method of forming a non-volatile resistance variable device.
  185. Li, Jiutao; Leiphart, Shane P., Method of forming a non-volatile resistance variable device and method of forming a metal layer comprising silver and tungsten.
  186. Sun, Ming; Tang, Michael Xuefei; Jin, Insik; Venkatasamy, Venkatram; Pitcher, Philip George; Amin, Nurul, Method of forming a programmable metallization memory cell.
  187. Moore,John T.; Campbell,Kristy A.; Gilton,Terry L., Method of forming a resistance variable memory element.
  188. Campbell, Kristy A., Method of forming a variable resistance memory device comprising tin selenide.
  189. Gilton, Terry L., Method of forming and storing data in a multiple state memory cell.
  190. Campbell, Kristy A.; Gilton, Terry L.; Moore, John T.; Li, Jiutao, Method of forming chalcogenide comprising devices.
  191. Campbell, Kristy A.; Moore, John T., Method of forming chalcogenide comprising devices and method of forming a programmable memory cell of memory circuitry.
  192. Campbell, Kristy A.; Moore, John T., Method of forming chalcogenide comprising devices, method of forming a programmable memory cell of memory circuitry, and a chalcogenide comprising device.
  193. Moore, John T., Method of forming chalcogenide comprising devices, method of precluding diffusion of a metal into adjacent chalcogenide material, and chalcogenide comprising devices.
  194. Moore,John T.; Brooks,Joseph F., Method of forming electrode structure for use in an integrated circuit.
  195. Moore, John T., Method of forming integrated circuitry, method of forming memory circuitry, and method of forming random access memory circuitry.
  196. Campbell,Kristy A.; Moore,John T., Method of forming non-volatile resistance variable devices and method of forming a programmable memory cell of memory circuitry.
  197. Harshfield,Steven T.; Wright,David Q., Method of making a memory cell.
  198. Moore, John T.; Campbell, Kristy A.; Gilton, Terry L., Method of manufacture of a PCRAM memory cell.
  199. Moore,John T.; Campbell,Kristy A.; Gilton,Terry L., Method of manufacture of a PCRAM memory cell.
  200. Moore,John T.; Campbell,Kristy A.; Gilton,Terry L., Method of manufacture of a resistance variable memory cell.
  201. Gilton,Terry L., Method of manufacture of programmable conductor memory.
  202. Gilton, Terry L., Method of manufacture of programmable switching circuits and memory cells employing a glass layer.
  203. Hush,Glen; Baker,Jake, Method of operating a complementary bit resistance memory sensor.
  204. Hush,Glen; Baker,Jake, Method of operating a complementary bit resistance memory sensor and method of operation.
  205. Moore,John T.; Gilton,Terry L.; Campbell,Kristy A., Method of refreshing a PCRAM memory device.
  206. Gilton, Terry L.; Campbell, Kristy A., Method of retaining memory state in a programmable conductor RAM.
  207. Gilton, Terry L.; Campbell, Kristy A., Method of retaining memory state in a programmable conductor RAM.
  208. Campbell, Kristy A.; Moore, John; Gilton, Terry L.; Brooks, Joseph F., Method to alter chalcogenide glass for improved switching characteristics.
  209. Moore, John T.; Campbell, Kristy A.; Gilton, Terry L., Method to control silver concentration in a resistance variable memory element.
  210. Moore, John T.; Gilton, Terry L., Method to manufacture a buried electrode PCRAM cell.
  211. Nugent, Alex, Methodology for the configuration and repair of unreliable switching elements.
  212. Campbell, Kristy A., Methods and apparatus for resistance variable material cells.
  213. Chandrasekaran, Nagasubramaniyan; Taylor, Theodore M., Methods and systems for planarizing microelectronic devices with Ge-Se-Ag layers.
  214. Chandrasekaran,Nagasubramaniyan; Taylor,Theodore M., Methods and systems for planarizing microelectronic devices with Ge-Se-Ag layers.
  215. Moore, John T.; Gilton, Terry L.; Campbell, Kristy A., Methods for forming chalcogenide glass-based memory elements.
  216. Moore,John T.; Gilton,Terry L., Methods of forming a semiconductor memory device.
  217. Li,Li; Li,Jiutao, Methods of forming and using memory cell structures.
  218. Campbell,Kristy A., Methods of forming assemblies displaying differential negative resistance.
  219. Klein, Rita J., Methods of forming fast ion conductors and memory devices comprising diffused metal ions.
  220. Daley, Jon, Methods of forming memory arrays for increased bit density.
  221. Giltom, Terry L.; Campbell, Kristy A.; Moore, John T., Methods of forming non-volatile resistance variable devices and methods of forming silver selenide comprising structures.
  222. Allen, Tuman Earl, Methods of forming variable resistance memory cells, and methods of etching germanium, antimony, and tellurium-comprising materials.
  223. Allen, Tuman Earl, Methods of forming variable resistance memory cells, and methods of etching germanium, antimony, and tellurium-comprising materials.
  224. Naveh, Ishai, Methods of making memory devices with programmable impedance elements and vertically formed access devices.
  225. Moore, John T.; Gilton, Terry L., Methods of metal doping a chalcogenide material.
  226. Campbell,Kristy A.; Gilton,Terry L.; Moore,John T.; Brooks,Joseph F., Methods of operating and forming chalcogenide glass constant current devices.
  227. Moore, John T.; Gilton, Terry L.; Campbell, Kristy A., Methods to form a memory cell with metal-rich metal chalcogenide.
  228. Moore,John T.; Gilton,Terry L.; Campbell,Kristy A., Methods to form a memory cell with metal-rich metal chalcogenide.
  229. R��hr,Thomas, Microelectronic device with a plurality of storage elements in serial connection and method of producing the same.
  230. Kozicki, Michael N., Microelectronic device, structure, and system, including a memory structure having a variable programmable property and method of forming the same.
  231. Kozicki, Michael N., Microelectronic photonic structure and device and method of forming the same.
  232. Kozicki,Michael N., Micromechanical structure, device including the structure, and methods of forming and using same.
  233. Krieger, Juri H.; Yudanov, Nikolay F., Molecular memory cell.
  234. Krieger,Juri H; Yudanov,Nicolay F, Molecular memory cell.
  235. Bulovic, Vladimir; Mandell, Aaron; Perlman, Andrew, Molecular memory device.
  236. Sunkavalli, Ravi, Multi-port memory devices and methods having programmable impedance elements.
  237. Nugent, Alex, Multilayer training in a physical neural network formed utilizing nanotechnology.
  238. Gilton, Terry L., Multiple data state memory cell.
  239. Gilton,Terry L., Multiple data state memory cell.
  240. Gilton,Terry L., Multiple data state memory cell.
  241. Yang, Yang; Kaner, Richard, Nanoparticle-polymer bistable devices.
  242. Nugent,Alex, Nanotechnology neural network methods and systems.
  243. Zheng, Yuankai; Dimitrov, Dimitar V.; Wang, Dexin; Xi, Haiwen; Wang, Xiaobin; Tian, Wei; Lou, Xiaohua, Non volatile memory including stabilizing structures.
  244. Gilton, Terry L., Non-volatile memory structure.
  245. Gilton, Terry L., Non-volatile memory structure.
  246. Gilton,Terry L., Non-volatile memory structure.
  247. Gilton,Terry L., Non-volatile memory structure.
  248. Wang, Xuguang; Huang, Shuiyuan; Dimitrov, Dimitar V.; Tang, Michael Xuefei; Xue, Song S., Non-volatile memory with programmable capacitance.
  249. Wang, Xuguang; Huang, Shuiyuan; Dimitrov, Dimitar V.; Tang, Michael Xuefei; Xue, Song S., Non-volatile multi-bit memory with programmable capacitance.
  250. Wang, Xuguang; Huang, Shuiyuan; Dimitrov, Dimitar V.; Tang, Michael Xuefei; Xue, Song S., Non-volatile multi-bit memory with programmable capacitance.
  251. Xi, Haiwen; Li, Yang; Xue, Song S., Non-volatile programmable logic gates and adders.
  252. Moore, John T., Non-volatile resistance variable device.
  253. Campbell,Kristy A.; Moore,John T., Non-volatile resistance variable devices.
  254. Gilton,Terry L., Non-volatile resistance variable devices and method of forming same, analog memory devices and method of forming same, programmable memory cell and method of forming same, and method of structurally .
  255. Jameson, John Ross; Koushan, Foroozan Sarah, Nonvolatile memory elements having conductive structures with semimetals and/or semiconductors.
  256. Kozicki, Michael N, Optimized solid electrolyte for programmable metallization cell devices and structures.
  257. Kozicki,Michael N.; Balakrishnan,Muralikrishnan; Mitkova,Maria, Optimized solid electrolyte for programmable metallization cell devices and structures.
  258. Kingsborough,Richard P.; Sokolik,Igor, Organic thin film Zener diodes.
  259. John T. Moore ; Terry L. Gilton, PCRAM cell manufacturing.
  260. Campbell, Kristy A., PCRAM device with switching glass layer.
  261. Campbell, Kristy A., PCRAM device with switching glass layer.
  262. Harshfield,Steven T.; Wright,David Q., PCRAM memory cell and method of making same.
  263. Harshfield,Steven T.; Wright,David Q., PCRAM memory cell and method of making same.
  264. Moore, John; Baker, Jake, PCRAM rewrite prevention.
  265. Moore, John; Baker, R. Jacob, PCRAM rewrite prevention.
  266. Sousa, Veronique, PMC memory with improved retention time and writing speed.
  267. Nugent,Alex, Pattern recognition utilizing a nanotechnology-based neural network.
  268. Campbell, Kristy A., Phase change memory cell and method of formation.
  269. Campbell,Kristy A., Phase change memory cell and method of formation.
  270. Cho,Seong Mok; Ryu,Sangouk; You,In Kyu; Yoon,Sung Min; Kim,Kwi Dong; Lee,Nam Yeal; Yu,Byoung Gon, Phase change memory element capable of low power operation and method of fabricating the same.
  271. Derharcobian, Narbeh; Murphy, Colin Neal, Phase-change memory (PCM) based universal content-addressable memory (CAM) configured as binary/ternary CAM.
  272. Nugent,Alex, Physical neural network liquid state machine utilizing nanotechnology.
  273. Mohan, Vasanth N.; Li, Jianxing; Scott, Timothy A., Physical vapor deposition targets and methods of formation.
  274. Mohan,Vasanth; Li,Jianxing; Scott,Timothy A., Physical vapor deposition targets and methods of formation.
  275. Li, Li; Gilton, Terry L.; Ko, Kei-Yu; Moore, John T.; Signorini, Karen, Plasma etching methods and methods of forming memory devices comprising a chalcogenide comprising layer received operably proximate conductive electrodes.
  276. Li,Li; Gilton,Terry L.; Ko,Kei Yu; Moore,John T.; Signorini,Karen, Plasma etching methods and methods of forming memory devices comprising a chalcogenide comprising layer received operably proximate conductive electrodes.
  277. Nugent,Alex, Plasticity-induced self organizing nanotechnology for the extraction of independent components from a data stream.
  278. Hardy, Trevor; Porter, Steve; Williford, Ethan; Ingram, Mark, Power circuits for reducing a number of power supply voltage taps required for sensing a resistive memory.
  279. Hardy,Trevor; Porter,Steve; Williford,Ethan; Ingram,Mark, Power circuits for reducing a number of power supply voltage taps required for sensing a resistive memory.
  280. Hardy,Trevor; Porter,Steve; Williford,Ethan; Ingram,Mark, Power circuits for reducing a number of power supply voltage taps required for sensing a resistive memory.
  281. Daley, Jon, Process for erasing chalcogenide variable resistance memory bits.
  282. Daley,Jon, Process for erasing chalcogenide variable resistance memory bits.
  283. Sousa, Véronique; Dressler, Cyril, Process for manufacturing a CBRAM memory having enhanced reliability.
  284. Gilton, Terry L., Programmable conductor memory cell structure and method therefor.
  285. Gilton, Terry L., Programmable conductor memory cell structure and method therefor.
  286. Gilton,Terry L., Programmable conductor memory cell structure and method therefor.
  287. Hush, Glen, Programmable conductor random access memory and a method for writing thereto.
  288. Casper, Stephen L.; Duesman, Kevin; Hush, Glen, Programmable conductor random access memory and method for sensing same.
  289. Derhacobian, Narbeh; Hollmer, Shane Charles; Dinh, John, Programmable impedance element circuits and methods.
  290. Gopalan, Chakravarthy; Gallo, Antonio R.; Ma, Yi, Programmable impedance elements and devices that include such elements.
  291. Gallo, Antonio R.; Koushan, Foroozan Sarah, Programmable impedance memory elements, methods of manufacture, and memory devices containing the same.
  292. Michael N. Kozicki, Programmable interconnection system for electrical circuits.
  293. Kozicki,Michael N; Mitkova,Maria; Gopalan,Chakravarthy; Balakrishnan,Muralikrishnan, Programmable logic circuit and method of using same.
  294. Shields, Jeffrey Allan; Jameson, John Ross; Lee, Wei Ti, Programmable memory elements, devices and methods having physically localized structure.
  295. Kozicki, Michael N., Programmable metallization cell structures including an oxide electrolyte, devices including the structure and method of forming same.
  296. Kozicki,Michael N.; Balakrishnan,Muralikrishnan, Programmable metallization cell structures including an oxide electrolyte, devices including the structure and method of forming same.
  297. Venkatasamy, Venkatram; Sun, Ming; Tang, Michael Xuefei, Programmable metallization cells and methods of forming the same.
  298. Venkatasamy, Venkatram; Sun, Ming; Tang, Michael Xuefei, Programmable metallization cells and methods of forming the same.
  299. Venkatasamy, Venkatram; Sun, Ming; Tang, Michael Xuefei, Programmable metallization cells and methods of forming the same.
  300. Amin, Nurul; Jin, Insik; Tian, Wei; Wirebaugh, Andrew James; Vaithyanathan, Venugopalan; Sun, Ming, Programmable metallization memory cell with layered solid electrolyte structure.
  301. Amin, Nurul; Jin, Insik; Tian, Wei; Wirebaugh, Andrew James; Vaithyanathan, Venugopalan; Sun, Ming, Programmable metallization memory cell with layered solid electrolyte structure.
  302. Tian, Wei; Wang, Dexin; Vaithyanathan, Venugopalan; Dong, Yang; Balakrishnan, Muralikrishnan; Ivanov, Ivan Petrov; Sun, Ming; Dimitrov, Dimitar Velikov, Programmable metallization memory cell with planarized silver electrode.
  303. Tian, Wei; Wang, Dexin; Vaithyanathan, Venugopalan; Dong, Yang; Balakrishnan, Muralikrishnan; Ivanov, Ivan Petrov; Sun, Ming; Dimitrov, Dimitar Velikov, Programmable metallization memory cell with planarized silver electrode.
  304. Wei, Tian; Wang, Dexin; Vaithyanathan, Venugopalan; Dong, Yang; Balakrishnan, Muralikrishnan; Ivanov, Ivan Petrov; Sun, Ming; Dimitrov, Dimitar Velikov, Programmable metallization memory cell with planarized silver electrode.
  305. Michael N. Kozicki, Programmable microelectronic devices and method of forming and programming same.
  306. Sun, Ming; Tang, Michael Xuefei; Jin, Insik; Venkatasamy, Venkatram; Pitcher, Philip George; Amin, Nurul, Programmable resistive memory cell with oxide layer.
  307. Sun, Ming; Tang, Michael Xuefei; Jin, Insik; Venkatasamy, Venkatram; Pitcher, Philip George; Amin, Nurul, Programmable resistive memory cell with oxide layer.
  308. Venkatasamy, Venkatram; Sun, Ming; Setiadi, Dadi, Programmable resistive memory cell with sacrificial metal.
  309. Venkatasamy, Venkatram; Sun, Ming; Setiadi, Dadi, Programmable resistive memory cell with sacrificial metal.
  310. Kozicki,Michael N.; Mitkova,Maria; Gopalan,Chakravarthy; Balakrishnan,Muralikrish, Programmable structure including an oxide electrolyte and method of forming programmable structure.
  311. Kozicki,Michael N., Programmable structure, an array including the structure, and methods of forming the same.
  312. Kozicki, Michael N.; West, William C., Programmable sub-surface aggregating metallization structure and method of making same.
  313. Michael N. Kozicki ; William C. West, Programmable sub-surface aggregating metallization structure and method of making same.
  314. Kozicki,Michael N., Programmable surface control devices and method of making same.
  315. McCollum, John, Push-pull programmable logic device cell.
  316. Suzuki,Kenichiro, RF switch.
  317. Jameson, John Ross; Dinh, John; Lewis, Derric; Wang, Daniel; Hollmer, Shane Charles; Gilbert, Nad Edward; Wang, Janet, Read methods, circuits and systems for memory devices.
  318. Lou, Xiaohua; Dimitrov, Dimitar V.; Xue, Song S., Reconfigurable magnetic logic device using spin torque.
  319. Derhacobian, Narbeh; Hollmer, Shane Charles, Reconfigurable memory arrays having programmable impedance elements and corresponding methods.
  320. Gilton, Terry L.; Doan, Trung T., Removable programmable conductor memory card and associated read/write device and method of operation.
  321. Gilton, Terry L., Resistance variable device.
  322. Moore,John T., Resistance variable device.
  323. Gilton, Terry L., Resistance variable device, analog memory device, and programmable memory cell.
  324. Harshfield, Steven T.; Wright, David Q., Resistance variable memory cells.
  325. Campbell,Kristy A., Resistance variable memory device and method of fabrication.
  326. Campbell,Kristy A., Resistance variable memory device and method of fabrication.
  327. Campbell,Kristy A., Resistance variable memory device and method of fabrication.
  328. Campbell, Kristy A.; Daley, Jon; Brooks, Joseph F., Resistance variable memory device with sputtered metal-chalcogenide region and method of fabrication.
  329. Campbell,Kristy A.; Daley,Jon; Brooks,Joseph F., Resistance variable memory device with sputtered metal-chalcogenide region and method of fabrication.
  330. Campbell,Kristy A.; Daley,Jon; Brooks,Joseph F., Resistance variable memory device with sputtered metal-chalcogenide region and method of fabrication.
  331. Campbell, Kristy A.; Gilton, Terry L.; Moore, John T.; Li, Jiutao, Resistance variable memory devices with passivating material.
  332. Moore, John T.; Campbell, Kristy A.; Gilton, Terry L., Resistance variable memory element and its method of formation.
  333. Campbell,Kristy A.; Daley,Jon; Brooks,Joseph F., Resistance variable memory element with threshold device and method of forming the same.
  334. Campbell,Kristy A.; Daley,Jon; Brooks,Joseph F., Resistance variable memory element with threshold device and method of forming the same.
  335. Campbell,Kristy A., Resistance variable memory elements and methods of formation.
  336. Campbell, Kristy A., Resistance variable memory with temperature tolerant materials.
  337. Campbell, Kristy A., Resistance variable memory with temperature tolerant materials.
  338. Campbell,Kristy A., Resistance variable memory with temperature tolerant materials.
  339. Campbell,Kristy A., Resistance variable memory with temperature tolerant materials.
  340. Campbell, Kristy A.; Moore, John T.; Gilton, Terry L., Resistance variable ‘on ’ memory.
  341. Greene, Jonathan; Hawley, Frank W.; McCollum, John, Resistive RAM devices for programmable logic devices.
  342. Liaw, Corvin; Roehr, Thomas; Kund, Michael, Resistive memory arrangement.
  343. Liaw,Corvin; Roehr,Thomas; Kund,Michael, Resistive memory arrangement.
  344. Jameson, III, John Ross, Resistive memory devices, circuits and methods having read current limiting.
  345. Greene, Jonathan; Hawley, Frank; McCollum, John L., Resistive random access memory cells.
  346. Bulovic, Vladimir; Mandell, Aaron; Perlman, Andrew, Reversible field-programmable electric interconnects.
  347. Bulovic,Vladimir; Mandell,Aaron; Perlman,Andrew, Reversible field-programmable electric interconnects.
  348. Yang,Yang; Ma,Liping, Rewritable nano-surface organic electrical bistable devices.
  349. Moore,John; Baker,R. Jacob, Rewrite prevention in a variable resistance memory.
  350. Zheng, Yuankai; Dimitrov, Dimitar V.; Wang, Dexin; Xi, Haiwen; Gao, Kaizhong; Heinonen, Olle; Zhu, Wenzhong, STRAM with composite free magnetic element.
  351. Zheng, Yuankai; Dimitrov, Dimitar V.; Wang, Dexin; Xi, Haiwen; Gao, Kaizhong; Heinonen, Olle; Zhu, Wenzhong, STRAM with composite free magnetic element.
  352. Zheng, Yuankai; Dimitrov, Dimitar V.; Wang, Dexin; Xi, Haiwen; Gao, Kaizhong; Heinonen, Olle; Zhu, Wenzhong, STRAM with composite free magnetic element.
  353. Michael N. Kozicki, Self-repairing interconnections for electrical circuits.
  354. Williford,Ethan; Ingram,Mark, Sensing of resistance variable memory devices.
  355. Williford,Ethan; Ingram,Mark, Sensing of resistance variable memory devices.
  356. Li,Jiutao; Hampton,Keith; McTeer,Allen, Silver selenide film stoichiometry and morphology control in sputter deposition.
  357. Li,Jiutao; Hampton,Keith; McTeer,Allen, Silver selenide film stoichiometry and morphology control in sputter deposition.
  358. Campbell, Kristy A.; Moore, John T., Silver-selenide/chalcogenide glass stack for resistance variable memory.
  359. Campbell,Kristy A.; Moore,John T., Silver-selenide/chalcogenide glass stack for resistance variable memory.
  360. Campbell, Kristy A.; Moore, John T., Silver-selenide/chalcogenide glass stack for resistance variable memory and manufacturing method thereof.
  361. Campbell, Kristy A.; Moore, John T.; Gilton, Terry L., Single-polarity programmable resistance-variable memory element.
  362. Liu,Jun; Gilton,Terry L.; Moore,John T., Small electrode for resistance variable devices.
  363. Campbell, Kristy A., SnSe-based limited reprogrammable cell.
  364. Campbell,Kristy A., SnSe-based limited reprogrammable cell.
  365. Gilton, Terry L., Software refreshed memory device and method.
  366. Gilton, Terry L., Software refreshed memory device and method.
  367. Gilton,Terry L., Software refreshed memory device and method.
  368. Gilton,Terry L., Software refreshed memory device and method.
  369. Gopinath, Venkatesh P.; Koushan, Foroozan Sarah; Lewis, Derric Jawaher Herman, Solid electrolyte based memory devices and methods having adaptable read threshold levels.
  370. Gopalan, Chakravarthy; Lee, Wei Ti; Ma, Yi; Shields, Jeffrey Allan, Solid electrolyte memory elements with electrode interface for improved performance.
  371. Sunamura, Hiroshi; Inoue, Naoya; Sakamoto, Toshitsugu; Kawaura, Hisao, Solid electrolyte switching element, and fabrication method of the solid electrolyte element, and integrated circuit.
  372. Lou, Xiaohua, Staggered magnetic tunnel junction.
  373. Lou, Xiaohua, Staggered magnetic tunnel junction.
  374. Campbell, Kristy A., Stoichiometry for chalcogenide glasses useful for memory devices and method of formation.
  375. Hachino,Hidenari; Okazaki,Nobumichi; Aratani,Katsuhisa, Storage device and semiconductor apparatus.
  376. Mori,Hironobu; Hachino,Hidenari; Okazaki,Nobumichi, Storage device and semiconductor apparatus.
  377. Nakashima,Chieko; Hachino,Hidenari; Nagao,Hajime; Okazaki,Nobumichi, Storage device and semiconductor device.
  378. Tsai, Kuei Chang; Shields, Jeffrey Allan; Verrier, Pascal, Storage elements, structures and methods having edgeless features for programmable layer(s).
  379. Happ,Thomas D.; Roehr,Thomas, Switching device for configurable interconnect and method for preparing the same.
  380. Kawaura, Hisao; Sunamura, Hiroshi, Switching device, drive and manufacturing method for the same, integrated circuit device and memory device.
  381. Sakamoto, Toshitsugu; Iguchi, Noriyuki; Banno, Naoki; Kawaura, Hisao, Switching element and method for manufacturing switching element.
  382. Sakamoto, Toshitsugu; Kawaura, Hisao, Switching element and reconfigurable logic integrated circuit.
  383. Sakamoto, Toshitsugu; Kawaura, Hisao; Sunamura, Hiroshi, Switching element method of driving switching element rewritable logic integrated circuit and memory.
  384. Sakamoto, Toshitsugu; Kawaura, Hisao; Sunamura, Hiroshi; Banno, Naoki, Switching element, reconfigurable logic integrated circuit and memory element.
  385. McKernan, Ed; Wing, Malcolm; Sunkavalli, Ravi, System architecture with multiple memory types, including programmable impedance memory elements.
  386. Gilton, Terry L., Thin film diode integrated with chalcogenide memory cell.
  387. Gilton,Terry L., Thin film diode integrated with chalcogenide memory cell.
  388. Yang, Yang; Ma, Liping; He, Jun, Three-terminal electrical bistable devices.
  389. Nugent,Alex, Training of a physical neural network.
  390. Nugent,Alex, Universal logic gate utilizing nanotechnology.
  391. Nugent,Alex, Utilized nanotechnology apparatus using a neutral network, a solution and a connection gap.
  392. Hollmer, Shane Charles; Gilbert, Nad Edward; Dinh, John, Variable impedance memory device having simultaneous program and erase, and corresponding methods and circuits.
  393. Gallo, Antonio R.; Gopalan, Chakravarthy; Ma, Yi, Variable impedance memory device structure and method of manufacture including programmable impedance memory cells and methods of forming the same.
  394. Hush, Glen; Moore, John, Variable resistance memory and method for sensing same.
  395. Ninomiya, Takeki; Mikawa, Takumi; Hayakawa, Yukio, Variable resistance nonvolatile memory element and method for manufacturing the same.
  396. Nugent,Alex, Variable resistor apparatus formed utilizing nanotechnology.
  397. Xi, Haiwen; Xue, Song S., Write-once magentic junction memory array.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로