$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Thermal post-deposition treatment of halogen-doped films to improve film stability and reduce halogen migration to inter 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • B05D-003/02
  • B05D-001/36
  • H05H-001/24
출원번호 US-0646862 (1996-05-08)
발명자 / 주소
  • Guo Ted
  • Cohen Barney M.
  • Verma Amrita
출원인 / 주소
  • Applied Materials, Inc.
대리인 / 주소
    Townsend and Townsend and Crew LLP
인용정보 피인용 횟수 : 36  인용 특허 : 10

초록

A method of stabilizing a halogen-doped silicon oxide film to reduce halogen atoms migrating from said film during subsequent processing steps. A halogen-doped film is deposited over a substrate and then subjected to a degassing step in which the film is briefly heated to a temperature of between ab

대표청구항

[ What is claimed is:] [1.] A method for stabilizing a fluorosilicate glass layer deposited over a substrate, said method comprising the steps of:heating said substrate to a temperature of between 300.degree. to 550.degree. C. for a period of between 30 and 120 seconds after said fluorosilicate glas

이 특허에 인용된 특허 (10)

  1. Chang Chorng-Ping (Berkeley Heights NJ) Flamm Daniel L. (Chatham Township ; Morris County NJ) Ibbotson Dale E. (Westfield NJ) Mucha John A. (Madison NJ), Devices and process for producing devices containing silicon nitride films.
  2. Haluska Loren A. (Midland MI), Hermetic coatings by heating hydrogen silsesquinoxane resin in an inert atmosphere.
  3. Otsubo Toru (Fujisawa JPX) Yamaguchi Yasuhiro (Chigasaki JPX), Insulating film forming method for semiconductor device interconnection.
  4. Okano Haruo (Tokyo JPX) Noguchi Sadahisa (Fuchu JPX) Sekine Makoto (Yokohama JPX), Method for forming a film on a substrate by activating a reactive gas.
  5. Homma Tetsuya (Tokyo JPX), Method for forming interconnect structure, insulating films and surface protective films of semiconductor device.
  6. Homma Tetsuya (Tokyo JPX), Method for manufacturing semiconductor device.
  7. Tabasky Marvin J. (Peabody MA) Tweed Bruce (Pelham NH), Method of depositing fluorinated silicon nitride.
  8. Nguyen Son V. (Williston VT) Dobuzinsky David M. (Essex Junction VT) Dopp Douglas J. (Hopewell Junction NY) Harmon David L. (Essex Junction VT), Plasma enhanced CVD process for fluorinated silicon nitride films.
  9. Homma Tetsuya (Tokyo JPX), Process for producing semiconductor devices.
  10. Hirata Masahiro (osaka JPX) Misonou Masao (Hyog JPX) Kawahara Hideo (Osaka JPX), Production of a transparent electric conductor.

이 특허를 인용한 특허 (36)

  1. Dian Sugiarto ; Judy Huang ; David Cheung, Apparatus for depositing high deposition rate halogen-doped silicon oxide layer.
  2. Ravi Kramadhati V. ; Orczyk Maciek, Apparatus for the stabilization of halogen-doped films through the use of multiple sealing layers.
  3. Abdelgadir, Mahjoub Ali; Layadi, Nace; Merchant, Sailesh Mansinh; Saxena, Vivek; Yih, Pei H., Diffusion preventing barrier layer in integrated circuit inter-metal layer dielectrics.
  4. Coolbaugh, Douglas D.; Downes, Keith E.; Lindgren, Peter J.; Stamper, Anthony K., Dual-damascene process to fabricate thick wire structure.
  5. Coolbaugh, Douglas D.; Downes, Keith E.; Lindgren, Peter J.; Stamper, Anthony K., Dual-damascene process to fabricate thick wire structure.
  6. Coolbaugh, Douglas D.; Downes, Keith E.; Lindgren, Peter J.; Stamper, Anthony K., Dual-damascene process to fabricate thick wire structure.
  7. Jang Syun-Ming,TWX, Forming halogen doped glass dielectric layer with enhanced stability.
  8. Aug Arthur Khoon Siah,SGX ; Chen Feng,SGX ; Li Qiong,SGX, IMD scheme by post-plasma treatment of FSG and TEOS oxide capping layer.
  9. Richard J. Huang, Integration of low-k SiOF for damascene structure.
  10. Tian, Jason; Zhu, Wenxian; Karim, M. Ziaul; Do, Cong, Low dielectric constant fluorine-doped silica glass film for use in integrated circuit chips and method of forming the same.
  11. Jang Syun-Ming,TWX, Method for forming a stabilized fluorosilicate glass layer.
  12. Shue, Shau-Lin; Wang, Mei-Yun, Method for forming incompletely landed via with attenuated contact resistance.
  13. Gardner Mark I. ; Kadosh Daniel, Method of fabricating a semiconductor device having fluorine bearing oxide between conductive lines.
  14. Lin, Chin Hsiang; Liu, Chih Chien, Method of fabricating the stacked structure and damascene process.
  15. Michael J. Hart ; James Karp, Method of improved bondability when using fluorinated silicon glass.
  16. Murali Narasimhan ; Vikram Pavate ; Kenny King-Tai Ngan ; Xiangbing Li, Method of improving adhesion of diffusion layers on fluorinated silicon dioxide.
  17. Yu Chen-Hua,TWX ; Jang Syun-Ming,TWX ; Chang Weng,TWX ; Cheng Yao-Yi,TWX, Method of optimizing device performance via use of copper damascene structures, and HSQ/FSG, hybrid low dielectric constant materials.
  18. Jang Syun-Ming,TWX ; Jeng Shwangming,TWX ; Chang Weng,TWX, Method of protecting a low-K dielectric material.
  19. Chen Feng,SGX ; Teo Rick,SGX ; Chan Lap, Method to reduce dishing in metal chemical-mechanical polishing.
  20. Ellie Yieh ; Li-Qun Xia ; Srinivas Nemani, Methods and apparatus for shallow trench isolation.
  21. Annapragada Rao V., Methods for making reliable via structures having hydrophobic inner wall surfaces.
  22. Lai Jane-Bai,TWX ; Liu Chung-Shi,TWX ; Bao Tien-I,TWX ; Jang Syun-Ming,TWX ; Chang Chung-Long,TWX ; Wang Hui-Ling,TWX ; Wu Szu-An,TWX ; Cheng Wen-Kung,TWX ; Tsan Chun-Ching,TWX ; Wang Ying-Lang,TWX, Methods to improve copper-fluorinated silica glass interconnects.
  23. Yao, Xiang Yu, Mixed frequency RF generator coupled to the gas distribution system.
  24. Annapragada Rao V. ; Dunton Samuel Vance ; Weling Milind Ganesh ; Bothra Subhas, Moisture repellant integrated circuit dielectric material combination.
  25. Yokoyama Takashi,JPX ; Yamada Yoshiaki,JPX ; Kishimoto Koji,JPX, Multilevel interconnecting structure in semiconductor device and method of forming the same.
  26. Hu, Yongjun Jeff; Meldrim, John Mark; Mou, Shanming; McTeer, Everett Allen, Ohmic contacts for semiconductor structures.
  27. Arami, Junichi; Okazaki, Kenji, Plasma etching apparatus.
  28. Ang Arthur,SGX ; Yi Xu,SGX, Post treatment of via opening by N-containing plasma or H-containing plasma for elimination of fluorine species in the FSG near the surfaces of the via opening.
  29. Sugiarto Dian ; Huang Judy ; Cheung David, Process for depositing high deposition rate halogen-doped silicon oxide layer.
  30. Annapragada, Rao V., Reliable via structures having hydrophobic inner wall surfaces.
  31. Pramanick Shekhar, Semiconductor interconnect barrier for fluorinated dielectrics.
  32. Laxman Murugesh ; Maciek Orczyk ; Pravin Narawankar ; Jianmin Qiao ; Turgut Sahin, Sequential in-situ heating and deposition of halogen-doped silicon oxide.
  33. Murugesh Laxman ; Orczyk Maciek ; Narawankar Pravin ; Qiao Jianmin ; Sahin Turgut, Sequential in-situ heating and deposition of halogen-doped silicon oxide.
  34. Lin, Chin-Hsiang; Liu, Chih-Chien, Stacked structure for forming damascene structure.
  35. Jingang Su ; Gongda Yao ; Zhang Xu ; Fusen Chen, Tailoring of a wetting/barrier layer to reduce electromigration in an aluminum interconnect.
  36. Guo Ted ; Cohen Barney M. ; Verma Amrita, Thermal post-deposition treatment of halogen-doped films to improve film stability and reduce halogen migration to interconnect layers.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로