$\require{mediawiki-texvc}$
  • 검색어에 아래의 연산자를 사용하시면 더 정확한 검색결과를 얻을 수 있습니다.
  • 검색연산자
검색연산자 기능 검색시 예
() 우선순위가 가장 높은 연산자 예1) (나노 (기계 | machine))
공백 두 개의 검색어(식)을 모두 포함하고 있는 문서 검색 예1) (나노 기계)
예2) 나노 장영실
| 두 개의 검색어(식) 중 하나 이상 포함하고 있는 문서 검색 예1) (줄기세포 | 면역)
예2) 줄기세포 | 장영실
! NOT 이후에 있는 검색어가 포함된 문서는 제외 예1) (황금 !백금)
예2) !image
* 검색어의 *란에 0개 이상의 임의의 문자가 포함된 문서 검색 예) semi*
"" 따옴표 내의 구문과 완전히 일치하는 문서만 검색 예) "Transform and Quantization"

특허 상세정보

Reconfigurable computer architecture for use in signal processing applications

국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판) G06F-015/00   
미국특허분류(USC) 395/800.37 ; 395/800.23 ; 395/800.22 ; 395/800.43 ; 395/376
출원번호 US-0654395 (1996-05-28)
발명자 / 주소
출원인 / 주소
대리인 / 주소
    Limbach & Limbach L.L.P.
인용정보 피인용 횟수 : 292  인용 특허 : 6
초록

An architecture for information processing devices which allows the construction of low cost, high performance systems for specialized computing applications involving sensor data processing. The reconfigurable processor architecture of the invention uses a programmable logic structure called an Adaptive Logic Processor (ALP). This structure is similar to an extendible field programmable gate array (FPGA) and is optimized for the implementation of program specific pipeline functions, where the function may be changed any number of times during the progre...

대표
청구항

[ I claim:] [1.] A reconfigurable computing component, comprising the elements of:an adaptive logic processor, the adaptive logic processor further comprisinga plurality of individually configurable logic cells, the logic cells arranged in an array that includes a plurality of vertical columns of configurable logic cells and a plurality of horizontal rows of configurable logic cells; anda set of control lines for transmission of control signals and a set of data lines for transmission of data between a pipeline segment and a logic cell reconfiguration co...

이 특허를 인용한 특허 피인용횟수: 292

  1. Ramchandran, Amit. Adaptable datapath for a digital processing system. USP2013028380884.
  2. Ramchandran, Amit. Adaptable datapath for a digital processing system. USP2015049015352.
  3. Ramchandran, Amit. Adaptable datapath for a digital processing system. USP2014048706916.
  4. Ramchandran, Amit. Adaptable datapath for a digital processing system. USP2009107606943.
  5. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter J.. Adaptive integrated circuitry with heterogeneous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements. USP2015109164952.
  6. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter J.. Adaptive integrated circuitry with heterogeneous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements. USP2013098543795.
  7. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter James. Adaptive integrated circuitry with heterogeneous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements. USP2013098533431.
  8. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter James. Adaptive integrated circuitry with heterogenous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements. USP2013098543794.
  9. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter James. Adaptive processor for performing an operation with simple and complex units each comprising configurably interconnected heterogeneous elements. USP2013018356161.
  10. Langhammer, Martin; Nguyen, Triet M.; Lin, Yi-Wen. Adder-rounder circuitry for specialized processing block in programmable logic device. USP2010107822799.
  11. Langhammer, Martin. Angular range reduction in an integrated circuit device. USP2013078484265.
  12. Kurjanowicz, Wlodek. Anti-fuse memory cell. USP2015099123572.
  13. Kurjanowicz, Wlodek; Smith, Steven. Anti-fuse memory cell. USP2012118313987.
  14. Kurjanowicz, Wlodek; Smith, Steven. Anti-fuse memory cell. USP2011098026574.
  15. Master, Paul L.; Uvacek, Bohumir. Apparatus and method for adaptive multimedia reception and transmission in communication environments. USP2015049002998.
  16. Knowles, Simon. Apparatus and method for configurable processing. USP2014038671268.
  17. Knowles, Simon. Apparatus and method for configurable processing. USP2015028966223.
  18. Camarota, Rafel C.. Apparatus and method for self testing programmable logic arrays. USP2005036874110.
  19. Roy Rupan. Apparatus and method of implementing systems on silicon using dynamic-adaptive run-time reconfigurable circuits for processing multiple, independent data and control streams of varying rates. USP2001096289434.
  20. Master, Paul L.; Smith, Stephen J.; Watson, John. Apparatus, method, system and executable module for configuration and operation of adaptive integrated circuitry having fixed, application specific computational elements. USP2016059330058.
  21. Master, Paul L.; Smith, Stephen J.; Watson, John. Apparatus, method, system and executable module for configuration and operation of adaptive integrated circuitry having fixed, application specific computational elements. USP2014118880849.
  22. Master, Paul L.; Smith, Stephen J.; Watson, John. Apparatus, method, system and executable module for configuration and operation of adaptive integrated circuitry having fixed, application specific computational elements. USP2012088250339.
  23. Master, Paul L.; Smith, Stephen J.; Watson, John. Apparatus, system and method for configuration of adaptive integrated circuitry having fixed, application specific computational elements. USP2017039594723.
  24. Master, Paul L.; Smith, Stephen J.; Watson, John. Apparatus, system and method for configuration of adaptive integrated circuitry having heterogeneous computational elements. USP2012078225073.
  25. Vorbach, Martin; Baumgarte, Volker; Ehlers, Gerd. Bus systems and reconfiguration methods. USP2012028127061.
  26. Araujo, Wladimir; Ali, Alex. COPS-PR enhancements to support fast state synchronization. USP2013108566453.
  27. Langhammer, Martin. Calculation of trigonometric functions in an integrated circuit device. USP2014088812573.
  28. Langhammer, Martin. Calculation of trigonometric functions in an integrated circuit device. USP2014108862650.
  29. Langhammer, Martin. Calculation of trigonometric functions in an integrated circuit device. USP2013088510354.
  30. Langhammer, Martin. Calculation of trigonometric functions in an integrated circuit device. USP2013118589463.
  31. Kitagishi, Koichi; Fukushima, Masami. Central processing unit and microcontroller. USP2013088516225.
  32. Vorbach, Martin. Chip including memory element storing higher level memory data on a page by page basis. USP2016099436631.
  33. Vorbach, Martin; Münch, Robert. Circuit having a multidimensional structure of configurable cells that include multi-bit-wide inputs and outputs. USP2010107822968.
  34. Belkhale Krishna ; Roy Sumit ; Varma Devadas. Cluster matching for circuit implementation. USP2000026023566.
  35. Peng,Jack Zezhong; Liu,Zhongshang; Fong,David; Ye,Fei. Combination field programmable gate array allowing dynamic reprogrammability. USP2006067064973.
  36. Peng, Jack Zezhong; Liu, Zhongshan; Ye, Fei; Fliesler, Michael David. Combination field programmable gate array allowing dynamic reprogrammability and non-votatile programmability based upon transistor gate oxide breakdown. USP2005126972986.
  37. Langhammer, Martin. Combined adder and pre-adder for high-radix multiplier circuit. USP2017069684488.
  38. Langhammer, Martin. Combined floating point adder and subtractor. USP2014028645449.
  39. Mauer, Volker. Combined interpolation and decimation filter for programmable logic device. USP2010107814137.
  40. Heidari, Ghobad; Chang, Kuor Hsin; Master, Paul L.; Hogenauer, Eugene B.; Scheuermann, Walter James. Communications module, device, and method for implementing a system acquisition function. USP2009117620097.
  41. Willis John Christopher ; Newshutz Robert Neill. Compiler-oriented apparatus for parallel compilation, simulation and execution of computer programs and hardware models. USP1999125999734.
  42. Lee Tsung-En Andy ; Cox Donald C.. Computation using codes for controlling configurable computational circuit. USP2000106128724.
  43. Langhammer, Martin. Computing floating-point polynomials in an integrated circuit device. USP2015028949298.
  44. Langhammer, Martin; Pasca, Bogdan. Computing floating-point polynomials in an integrated circuit device. USP2015069053045.
  45. Mathur, Chandan; Hellenbach, Scott; Rapp, John W.. Computing machine using software objects for transferring data that includes no destination information. USP2011077987341.
  46. Rapp, John; Mathur, Chandan; Hellenbach, Scott; Jones, Mark; Capizzi, Joseph A.. Computing machine with redundancy and related systems and methods. USP2010037676649.
  47. Ballagh,Jonathan B.; Keller,Eric R.; Milne,Roger B.. Configurable address generator and circuit using same. USP2006037010664.
  48. Vondran ; Jr. Gary L. ; Nottingham James R. ; Clouthier Scott C. ; Heins Douglas ; Hoffmann Brian E.. Configurable data processing pipeline. USP1998125852742.
  49. Master, Paul L.; Watson, John. Configurable hardware based digital imaging apparatus. USP2009107609297.
  50. Vorbach, Martin; Nuckel, Armin. Configurable logic integrated circuit having a multidimensional structure of configurable elements. USP2017069690747.
  51. Vorbach, Martin; Nückel, Armin. Configurable logic integrated circuit having a multidimensional structure of configurable elements. USP2014058726250.
  52. Arnold,Ralf; Kleve,Helge; Siemers,Christian. Configurable processing block capable of interacting with external hardware. USP2006047028162.
  53. Gonzalez, Ricardo E.; Rudell, Richard L.; Ghosh, Abhijit; Wang, Albert R.. Configuring a multi-processor system. USP2011088001266.
  54. Langhammer, Martin. Configuring a programmable integrated circuit device to perform matrix multiplication. USP2014018626815.
  55. Langhammer, Martin. Configuring floating point operations in a programmable device. USP2014028650231.
  56. Langhammer, Martin. Configuring floating point operations in a programmable logic device. USP2011017865541.
  57. Scheuermann, W. James; Hogenauer, Eugene B.. Control node for multi-core system. USP20190110185502.
  58. Chandhoke, Sundeep. Control of tasks in a programmable logic controller. USP2009077568198.
  59. Leung, Wai-Bor; Lui, Henry Y.. DSP block for implementing large multiplier on a programmable integrated circuit device. USP2012118307023.
  60. Vorbach, Martin; Thomas, Alexander. Data processing device and method. USP2014088812820.
  61. Vorbach, Martin; Thomas, Alexander. Data processing device and method. USP2012038145881.
  62. Vorbach, Martin; Thomas, Alexander. Data processing device and method. USP2010117844796.
  63. Vorbach, Martin; Becker, Jürgen; Weinhardt, Markus; Baumgarte, Volker; May, Frank. Data processing method and device. USP2014128914590.
  64. Vorbach, Martin; Becker, Jürgen; Weinhardt, Markus; Baumgarte, Volker; May, Frank. Data processing method and device. USP2012048156284.
  65. Shimura,Hiroshi; Ikeda,Kenji; Sato,Tomoyoshi. Data processing system and control method utilizing a plurality of date transfer means. USP2008057380100.
  66. Junichi Nishimoto JP; Hideo Maejima JP. Data processor. USP2002126496919.
  67. Nishimoto Junichi,JPX ; Maejima Hideo,JPX. Data processor. USP2000026023757.
  68. Nishimoto, Junichi; Maejima, Hideo. Data processor. USP2004076760832.
  69. Vorbach, Martin; Münch, Robert. Data processor having disabled cores. USP2014088819505.
  70. Williams,Kenneth M; Wang,Albert. Defining instruction extensions in a standard programming language. USP2008057373642.
  71. Rupp, Charle' R.; Garverick, Timothy L.; Arnold, Jeffrey. Design methodology for merging programmable logic into a custom IC. USP2005026857110.
  72. Vorbach, Martin. Device including a field having function cells and information providing cells controlled by the function cells. USP2013048429385.
  73. Langhammer,Martin; Starr,Gregory; Hwang,Chiao Kai. Devices and methods with programmable logic and digital signal processing regions. USP2008037346644.
  74. Langhammer,Martin; Starr,Gregory; Hwang,Chiao Kai. Devices and methods with programmable logic and digital signal processing regions. USP2006107119576.
  75. Brightman,Thomas B.; Brown,Andrew T.; Brown,John F.; Farrell,James A.; Funk,Andrew D.; Husak,David J.; McLellan,Edward J.; Sankey,Mark A.; Schmitt,Paul; Priore,Donald A.. Digital communications processor. USP2006087100020.
  76. Demirsoy, Suleyman Sirri; Yi, Hyun. Digital signal processing circuit blocks with support for systolic finite-impulse-response digital filtering. USP2013068458243.
  77. Demirsoy, Suleyman Sirri; Yi, Hyun. Digital signal processing circuit blocks with support for systolic finite-impulse-response digital filtering. USP2013118589465.
  78. Demirsoy, Suleyman; Yi, Hyun. Digital signal processing circuit blocks with support for systolic finite-impulse-response digital filtering. USP2014058732225.
  79. Langhammer, Martin. Digital signal processing circuitry with redundancy and ability to support larger multipliers. USP2014118886696.
  80. Langhammer, Martin; Lin, Yi-Wen; Streicher, Keone. Digital signal processing circuitry with redundancy and bidirectional data paths. USP2014088805916.
  81. Langhammer, Martin. Discrete Fourier Transform in an integrated circuit device. USP2013128601044.
  82. Langhammer, Martin. Double-clocked specialized processing block in an integrated circuit device. USP2014028645451.
  83. Linderman Mark H.. Dynamic power management of systems. USP2000126167330.
  84. Johnson, Scott D.. Extension adapter. USP2009097590829.
  85. Furtek, Frederick Curtis; Master, Paul L.. External memory controller. USP2012098266388.
  86. Furtek, Frederick Curtis; Master, Paul L.. External memory controller node. USP2014078769214.
  87. Furtek, Fredrick Curtis; Master, Paul L.. External memory controller node. USP2011077984247.
  88. Furtek, Fredrick Curtis; Master, Paul L.. External memory controller node. USP2011077979646.
  89. Southgate Timothy James. FPGA based configurable CPU additionally including second programmable section for implementation of custom hardware su. USP1999105968161.
  90. Alfke Peter H.. FPGA control structure for self-reconfiguration. USP2001076260139.
  91. Wang,Man; Zain,Suhail. Fast processing path using field programmable gate array logic units. USP2007037193436.
  92. Wang, Man. Field programmable gate array. USP2005126977521.
  93. Wang,Man. Field programmable gate array. USP2006067061275.
  94. Kundu, Arunangshu; Goldfein, Arnold; Plants, William C.; Hightower, David. Field programmable gate array and microcontroller system-on-a-chip. USP2009047516303.
  95. Kundu, Arunangshu; Goldfein, Arnold; Plants, William C.; Hightower, David. Field programmable gate array and microcontroller system-on-a-chip. USP2011027886130.
  96. Kundu,Arunangshu; Goldfein,Arnold; Plants,William C.; Hightower,David. Field programmable gate array and microcontroller system-on-a-chip. USP2006067069419.
  97. Schlacter,Guy. Field programmable gate array logic unit and its cluster. USP2007017164290.
  98. Schlacter,Guy. Field programmable gate arrays using both volatile and nonvolatile memory cell properties and their control. USP2006117135886.
  99. Schmidt,Dominik J.. Flexible processing system. USP2007037187663.
  100. Cote, Guy; Bratt, Joseph P.; Bhargava, Nitin; Chen, Hao; Cheng, Joseph J.. Global configuration broadcast. USP2016099454378.
  101. Vorbach, Martin; May, Frank. Hardware definition method including determining whether to implement a function as hardware or software. USP2012088250503.
  102. Scheuermann,Walter James. Hardware implementation of the secure hash standard. USP2009027489779.
  103. Scheuermann, W. James; Hogenauer, Eugene B.. Hardware task manager. USP2017059665397.
  104. Scheuermann, W. James; Hogenauer, Eugene B.. Hardware task manager. USP2012068200799.
  105. Scheuermann, W. James; Hogenauer, Eugene B.. Hardware task manager. USP2010017653710.
  106. Scheuermann, W. James; Hogenauer, Eugene B.. Hardware task manager. USP2014078782196.
  107. Prasanna, Deepak; Fudge, Gerald L.. Heterogeneous reconfigurable agent compute engine (HRACE). USP2013118589935.
  108. Peng,Jack Zezhong. High density semiconductor memory cell and memory array using a single transistor and having counter-doped poly and buried diffusion wordline. USP2006016992925.
  109. Yeh, Ying Chin. High integrity and availability multi-channel systems. USP2009077561944.
  110. Nemirovsky Mario ; Chenumalla Shailaja. High speed, scalable microcode based instruction decoder for processors using split microROM access, dynamic generic microinstructions, and microcode with predecoded instruction information. USP2000086105125.
  111. Chou, Shin-I. High-rate interpolation or decimation filter in integrated circuit device. USP2014028650236.
  112. Vorbach, Martin; Münch, Robert. I/O and memory bus system for DFPS and units with two- or multi-dimensional programmable cell architectures. USP2010017650448.
  113. Vorbach, Martin; Münch, Robert. I/O and memory bus system for DFPS and units with two- or multi-dimensional programmable cell architectures. USP2012068195856.
  114. Langhammer, Martin. Implementing division in a programmable integrated circuit device. USP2012088255448.
  115. Langhammer, Martin. Implementing large multipliers in a programmable integrated circuit device. USP2015028959137.
  116. Langhammer, Martin. Implementing mixed-precision floating-point operations in a programmable integrated circuit device. USP2014048706790.
  117. Langhammer, Martin. Implementing multipliers in a programmable integrated circuit device. USP2013068468192.
  118. Heile Francis B. ; Fairbanks Brent A.. Incremental compilation of electronic design for work group. USP2001106298319.
  119. Bradshaw, Robert; Chambers, Craig D.; Cooper, Ezra; Raniwala, Ashish; Perry, Frances J.. Incremental parallel processing of data. USP2016029268597.
  120. Bradshaw, Robert; Chambers, Craig D.; Cooper, Ezra; Raniwala, Ashish; Perry, Frances J.. Incremental parallel processing of data. USP20180710025620.
  121. Brown, David R.. Instruction insertion in state machine engines. USP2015069063532.
  122. Brown, David R.. Instruction insertion in state machine engines. USP2018049934034.
  123. Wang, Xiaolin; Wu, Qian; Marshall, Benjamin; Wang, Fugui; Pitarys, Gregory; Ning, Ke. Instruction set design, control and communication in programmable microprocessor cores and the like. USP2012058181003.
  124. Williams,Kenneth Mark; Johnson,Scott Daniel; McNamara,Bruce Saylors; Wang,Albert RenRui. Instruction set for efficient bit stream and byte stream I/O. USP2008097421561.
  125. LeVasseur Jamie Joseph ; Herbst Joseph E.. Integrated circuit memory with a bus transceiver. USP2001016170041.
  126. Jacobson, Hans M.; Kudva, Prabhakar N.; Bose, Pradip; Cook, Peter W.; Schuster, Stanley E.. Interlocked synchronous pipeline clock gating. USP2010037685457.
  127. Jacobson,Hans M.; Kudva,Prabhakar N.; Bose,Pradip; Cook,Peter W.; Schuster,Stanley E.. Interlocked synchronous pipeline clock gating. USP2006067065665.
  128. Jacobson,Hans M.; Kudva,Prabhakar N.; Bose,Pradip; Cook,Peter W.; Schuster,Stanley E.. Interlocked synchronous pipeline clock gating. USP2007127308593.
  129. Vorbach,Martin; M체nch,Robert. Internal bus system for DFPS and units with two-or multi-dimensional programmable cell architectures, for managing large volumes of data with a high interconnection complexity. USP2006037010667.
  130. Nevill, Edward Colles. Interoperability with multiple instruction sets. USP201203RE43248.
  131. Langhammer, Martin; Tharmalingam, Kumara. Large multiplier for programmable logic device. USP2016079395953.
  132. Langhammer, Martin; Tharmalingam, Kumara. Large multiplier for programmable logic device. USP2014078788562.
  133. Langhammer, Martin; Tharmalingam, Kumara. Large multiplier for programmable logic device. USP2013028386553.
  134. Langhammer, Martin; Tharmalingam, Kumara. Large multiplier for programmable logic device. USP2015069063870.
  135. Vorbach, Martin; May, Frank; Reichardt, Dirk; Lier, Frank; Ehlers, Gerd; Nückel, Armin; Baumgarte, Volker; Rao, Prashant; Oertel, Jens. Logic cell array and bus system. USP2009097595659.
  136. Vorbach, Martin; May, Frank; Reichardt, Dirk; Lier, Frank; Ehlers, Gerd; Nückel, Armin; Baumgarte, Volker; Rao, Prashant; Oertel, Jens. Logic cell array and bus system. USP2013068471593.
  137. Vorbach, Martin; May, Frank; Reichardt, Dirk; Lier, Frank; Ehlers, Gerd; Nückel, Armin; Baumgarte, Volker; Rao, Prashant; Oertel, Jens. Logic cell array and bus system. USP2011118058899.
  138. Vorbach, Martin; May, Frank; Reichardt, Dirk; Lier, Frank; Ehlers, Gerd; Nückel, Armin; Baumgarte, Volker; Rao, Prashant; Oertel, Jens. Logical cell array and bus system. USP2015069047440.
  139. Gonzalez,Ricardo E.; Johnson,Scott; Taylor,Derek. Long instruction word processing with instruction extensions. USP2008087418575.
  140. Sambhwani, Sharad; Heidari, Ghobad. Low I/O bandwidth method and system for implementing detection and identification of scrambling codes. USP2013058442096.
  141. Sambhwani, Sharad; Heidari, Ghobad. Low I/O bandwidth method and system for implementing detection and identification of scrambling codes. USP2010027668229.
  142. Sambhwani,Sharad; Heidari,Ghobad. Low I/O bandwidth method and system for implementing detection and identification of scrambling codes. USP2009037512173.
  143. Langhammer, Martin. Matrix decomposition in an integrated circuit device. USP2013038396914.
  144. Kurtz, Brian L.. Matrix operations in an integrated circuit device. USP2014068762443.
  145. Langhammer, Martin. Matrix operations in an integrated circuit device. USP2013118577951.
  146. Pawlowski, J. Thomas. Memory device and method having programmable address configurations. USP2011077978534.
  147. Pawlowski,J. Thomas. Memory device and method having programmable address configurations. USP2008017324401.
  148. Pawlowski,J. Thomas. Memory device and method having programmable address configurations. USP2006127151709.
  149. Ellsworth Robert Scott. Method and apparatus for dynamic CPU reconfiguration in a system employing logical processors. USP2001026195750.
  150. Ansari,Zia; Smith,Kevin B.; Abraham,Seth. Method and apparatus for generating multiple processor-specific code segments in a single executable. USP2008047367021.
  151. Zia Ansari ; Kevin B. Smith ; Seth Abraham. Method and apparatus for generating multiple processor-specific code segments in a single executable. USP2002106473897.
  152. Vorbach, Martin; May, Frank; Nuckel, Armin. Method and device for processing data. USP2010027657861.
  153. Vorbach, Martin; May, Frank; Nuckel, Armin. Method and device for processing data. USP2012108281265.
  154. Master, Paul L.. Method and system for achieving individualized protected space in an operating system. USP2010027660984.
  155. Brown, Michael E.; Perusse, Jr., Charles T.. Method and system for automated testing of versioned information handling system applications. USP2009047519630.
  156. Master, Paul L.. Method and system for creating and programming an adaptive computing engine. USP2011017865847.
  157. Plunkett, Robert T.; Heidari, Ghobad; Master, Paul L.. Method and system for managing hardware resources to implement system functions using an adaptive computing architecture. USP2015059037834.
  158. Plunkett, Robert T.; Heidari, Ghobad; Master, Paul L.. Method and system for managing hardware resources to implement system functions using an adaptive computing architecture. USP2016079396161.
  159. Plunkett, Robert T.; Heidari, Ghobad; Master, Paul L.. Method and system for managing hardware resources to implement system functions using an adaptive computing architecture. USP2013118589660.
  160. Plunkett, Robert T.; Heidari, Ghobad; Master, Paul L.. Method and system for managing hardware resources to implement system functions using an adaptive computing architecture. USP2010077752419.
  161. Scheuermann, W. James. Method and system for reconfigurable channel coding. USP2014078767804.
  162. Scheuermann, W. James. Method and system for reconfigurable channel coding. USP2012088249135.
  163. Scheuermann, W. James. Method and system for reconfigurable channel coding. USP2010107809050.
  164. Scheuermann, W. James. Method and system for reconfigurable channel coding. USP2010107822109.
  165. Hill J. Michael ; Fleischman Jay E.. Method for automatically programming a redundancy map for a redundant circuit. USP2000106141779.
  166. Rossello, Mariano. Method for checking the operability of a digital signal processing unit of a position sensor and position encoder. USP2016019235416.
  167. Mauer, Volker; Demirsoy, Suleyman Sirri. Method for configuring a finite impulse response filter in a programmable logic device. USP2013028386550.
  168. Hilscher, Hans Jürgen. Method for data communication of bus users in an open automation system. USP2011118065455.
  169. Vorbach, Martin. Method for debugging reconfigurable architectures. USP2013038407525.
  170. Vorbach, Martin. Method for debugging reconfigurable architectures. USP2011118069373.
  171. Vorbach, Martin; May, Frank; Nückel, Armin. Method for debugging reconfigurable architectures. USP2010117840842.
  172. Vorbach,Martin. Method for debugging reconfigurable architectures. USP2009017480825.
  173. Vorbach,Martin; May,Frank; N체ckel,Armin. Method for debugging reconfigurable architectures. USP2007097266725.
  174. Moll Laurent Rene ; Mitzenmacher Michael David ; Broder Andrei Z. ; Shand Mark Alexander,FRX. Method for determining a random permutation of variables by applying a test function. USP2001096292762.
  175. Vorbach, Martin; Nückel, Armin. Method for interleaving a program over a plurality of cells. USP2012078230411.
  176. Vorbach, Martin; Nückel, Armin; May, Frank; Weinhardt, Markus; Cardoso, Joao Manuel Paiva. Method for processing data. USP2010027657877.
  177. Anugu, Ram Mohan; Hamers, Adrianus Cornelis Maria. Method for synchronizing execution of multiple processing devices and related system. USP2014078788714.
  178. Vorbach, Martin; May, Frank; Nückel, Armin. Method for the translation of programs for reconfigurable architectures. USP2014108869121.
  179. May,Frank; N?ckel,Armin; Vorbach,Martin. Method for translating programs for reconfigurable architectures. USP2007047210129.
  180. Wang, Xiaolin. Method of and apparatus and architecture for real time signal processing by switch-controlled programmable processor configuring and flexible pipeline and parallel processing. USP2012018099583.
  181. Vorbach,Martin; M체nch,Robert. Method of hierarchical caching of configuration data having dataflow processors and modules having two-or multidimensional programmable cell structure (FPGAs, DPGAs, etc.). USP2006016990555.
  182. Vorbach, Martin; Munch, Robert M.. Method of self-synchronization of configurable elements of a programmable module. USP201409RE45109.
  183. Vorbach, Martin; Münch, Robert M.. Method of self-synchronization of configurable elements of a programmable module. USP201410RE45223.
  184. Vorbach, Martin; Münch, Robert M.. Method of self-synchronization of configurable elements of a programmable module. USP201307RE44383.
  185. Vorbach, Martin; Münch, Robert M.. Method of self-synchronization of configurable elements of a programmable module. USP201307RE44365.
  186. Vorbach,Martin; M체nch,Robert. Method of self-synchronization of configurable elements of a programmable module. USP2006047036036.
  187. Vorbach, Martin; M?nch, Robert. Method of self-synchronization of configurable elements of a programmable unit. USP2005116968452.
  188. Jacobson,Hans M.; Kudva,Prabhakar N.; Bose,Pradip; Cook,Peter W.; Schuster,Stanley E.. Method of stalling one or more stages in an interlocked synchronous pipeline. USP2009017475227.
  189. Levy, Paul S.. Method, apparatus, and system for multi-line communication. USP2005036868464.
  190. Master,Paul L.; Hogenauer,Eugene; Wu,Bicheng William; Chuang,Dan MingLun; Freeman Benson,Bjorn. Method, system and program for developing and scheduling adaptive integrated circuity and corresponding control or configuration information. USP2009017478031.
  191. Schmidt, Dominik J.; Sherburne, Jr., Robert Warren. Methods and apparatus for processing scalar and vector instructions. USP2012018090928.
  192. Wang,Jianguo; Fong,David; Peng,Jack Zezhong; Ye,Fei; Fliesler,Michael David. Methods and circuits for programming of a semiconductor memory cell and memory array using a breakdown phenomenon in an ultra-thin dielectric. USP2006057042772.
  193. Wang,Jianguo; Fong,David; Peng,Jack Zezhong; Ye,Fei; Fliesler,Michael David. Methods and circuits for testing programmability of a semiconductor memory cell and memory array using a breakdown phenomenon in an ultra-thin dielectric. USP2006047031209.
  194. Vorbach, Martin; Baumgarte, Volker. Methods and devices for treating and processing data. USP2015079075605.
  195. Vorbach, Martin; Baumgarte, Volker. Methods and devices for treating and processing data. USP2012018099618.
  196. Vorbach, Martin; Baumgarte, Volker. Methods and devices for treating and processing data. USP2012118312301.
  197. Vorbach,Martin; Baumgarte,Volker. Methods and devices for treating and processing data. USP2008107444531.
  198. Vorbach, Martin. Methods and devices for treating and/or processing data. USP2009087581076.
  199. Vorbach, Martin; Baumgarte, Volker; May, Frank; Nuckel, Armin. Methods and systems for transferring data between a processing device and external devices. USP2016089411532.
  200. Neuendorffer, Stephen A.; Patel, Parimal. Methods of implementing relocatable circuits in a programmable integrated circuit device. USP2012078219960.
  201. Hong-Yi Hubert Chen. Microcode scalable processor. USP2002036356995.
  202. Hakewill, James Robert Howard; Fuhler, Richard A.. Microprocessor architecture having extendible logic. USP2015049003422.
  203. Hakewill, James; Fuhler, Rich. Microprocessor architecture having extendible logic. USP2014058719837.
  204. Graham, Carl Norman; Jones, Simon; Lim, Seow Chuan; Nemouchi, Yazid; Wong, Kar-Lik; Aristodemou, Aris. Microprocessor system and method for instruction-initiated recording and execution of instruction sequences in a dynamically decoupleable extended instruction pipeline. USP2011067971042.
  205. Wang, Xiaolin; Wu, Qian; Marshall, Benjamin; Wang, Fugui; Ning, Ke; Pitarys, Gregory. Microprocessor with highly configurable pipeline and executional unit internal hierarchal structures, optimizable for different types of computational functions. USP2011128078833.
  206. Streicher, Keone; Langhammer, Martin; Lin, Yi-Wen; Leung, Wai-Bor; Lewis, David; Mauer, Volker; Lui, Henry Y.; Demirsoy, Suleyman Sirri; Yi, Hyun. Modular digital signal processing circuitry with optionally usable, dedicated connections between modules of the circuitry. USP2014068751551.
  207. Streicher, Keone; Langhammer, Martin; Lin, Yi-Wen; Leung, Wai-Bor; Lewis, David; Mauer, Volker; Lui, Henry Y.; Demirsoy, Suleyman Sirri; Yi, Hyun. Modular digital signal processing circuitry with optionally usable, dedicated connections between modules of the circuitry. USP2013108549055.
  208. Streicher, Keone; Langhammer, Martin; Lin, Yi-Wen; Leung, Wai-Bor; Lewis, David; Mauer, Volker; Lui, Henry Y.; Demirsoy, Suleyman Sirri; Yi, Hyun. Modular digital signal processing circuitry with optionally usable, dedicated connections between modules of the circuitry. USP2013128620977.
  209. Tindall, Paul; Uygun, Erkut. Monitoring accesses to memory in a multiprocessor system. USP2017039600422.
  210. Hofmann, Richard Gerard; Hopp, Jason Michael; LaFauci, Peter Dean; Wilkerson, Dennis Charles. Multi-master computer system with overlapped read and write operations and scalable address pipelining. USP2004086772254.
  211. Langhammer, Martin. Multi-operand floating point operations in a programmable integrated circuit device. USP2013048412756.
  212. Rupp,Charle' R.. Multi-scale programmable array. USP2006067062520.
  213. Langhammer, Martin. Multiple-precision processing block in a programmable integrated circuit device. USP2015119189200.
  214. Choe, Kok Heng; Ngai, Tony K; Lui, Henry Y.. Multiplier-accumulator circuitry and methods. USP2014028645450.
  215. Willis, John C.. Multiprocessor computer system and method having at least one processor with a dynamically reconfigurable instruction set. USP2013128621410.
  216. Vorbach, Martin; Baumgarte, Volker. Multiprocessor having runtime adjustable clock and clock dependent power supply. USP2017019552047.
  217. Langhammer, Martin. Normalization of floating point operations in a programmable integrated circuit device. USP2012088244789.
  218. Langhammer, Martin. Normalization of floating point operations in a programmable integrated circuit device. USP2014118886695.
  219. Vorbach, Martin. Parallel task operation in processor and reconfigurable coprocessor configured based on information in link list including termination information for synchronization. USP2009087577822.
  220. Schulz, Kenneth R; Rapp, John W; Jackson, Larry; Jones, Mark; Cherasaro, Troy. Pipeline accelerator having multiple pipeline units and related computing machine and method. USP2012088250341.
  221. Vorbach, Martin; Baumgarte, Volker; Ehlers, Gerd; May, Frank; Nückel, Armin. Pipeline configuration protocol and configuration unit communication. USP2012108301872.
  222. Vorbach, Martin; Baumgarte, Volker; Ehlers, Gerd; May, Frank; Nückel, Armin. Pipeline configuration protocol and configuration unit communication. USP2013068468329.
  223. Vorbach,Martin; Baumgarte,Volker; Ehlers,Gerd; May,Frank; N체ckel,Armin. Pipeline configuration unit protocols and communication. USP2006027003660.
  224. Mauer, Volker; Langhammer, Martin. Pipelined systolic finite impulse response filter. USP2016069379687.
  225. Langhammer, Martin. Polynomial calculations optimized for programmable integrated circuit device structures. USP2015129207909.
  226. Vorbach,Martin; M체nch,Robert. Process for automatic dynamic reloading of data flow processors (DFPS) and units with two-or three-dimensional programmable cell architectures (FPGAS, DPGAS, and the like). USP2006047028107.
  227. Vorbach, Martin; Münch, Robert. Process for automatic dynamic reloading of data flow processors (DFPs) and units with two- or three-dimensional programmable cell architectures (FPGAs, DPGAs, and the like). USP2010107822881.
  228. Vorbach, Martin. Processor arrangement on a chip including data processing, memory, and interface elements. USP2015059037807.
  229. Vorbach, Martin; Münch, Robert. Processor chip for reconfigurable data processing, for processing numeric and logic operations and including function and interconnection control units. USP2012048156312.
  230. Vorbach, Martin; Nückel, Armin. Processor chip including a plurality of cache elements connected to a plurality of processor cores. USP2012118312200.
  231. Oowaki Yukihito,JPX ; Fujii Hiroshige,JPX ; Sekine Masatoshi,JPX. Processor having bug avoidance function and method for avoiding bug in processor. USP2000026026480.
  232. Master, Paul L.. Profiling of software and circuit designs utilizing data operation analyses. USP2012098276135.
  233. Okamoto Minoru,JPX. Program controller for switching between first program and second program. USP2001076266764.
  234. Rapp,John W.; Jackson,Larry; Jones,Mark; Cherasaro,Troy. Programmable circuit and related computing machine and method. USP2008057373432.
  235. Langhammer, Martin. Programmable device using fixed and configurable logic to implement floating-point rounding. USP2016059348795.
  236. Langhammer, Martin. Programmable device using fixed and configurable logic to implement recursive trees. USP2017039600278.
  237. Mauer, Volker; Langhammer, Martin. Programmable device with specialized multiplier blocks. USP2013128620980.
  238. Arnold, Jeffrey Mark; Banta, Gareld Howard; Johnson, Scott Daniel; Wang, Albert R.. Programmable logic configuration for instruction extensions. USP2009107610475.
  239. Langhammer, Martin. QR decomposition in an integrated circuit device. USP2013098539016.
  240. Mauer, Volker. QR decomposition in an integrated circuit device. USP2014088812576.
  241. Box, Brian; Rudosky, John M.; Scheuermann, Walter James. Reconfigurable bit-manipulation node. USP2011017873881.
  242. Box,Brian; Rudosky,John M.; Scheuermann,Walter James. Reconfigurable bit-manipulation node. USP2009037506237.
  243. Box,Brian; Rudosky,John M.; Scheuermann,Walter James. Reconfigurable bit-manipulation node. USP2007037197686.
  244. Smith Stephen J.. Reconfigurable computer architecture using programmable logic devices. USP2001046219785.
  245. Ebeling William Henry Carl ; Cronquist Darren Charles ; Franklin Paul David. Reconfigurable computing architecture for providing pipelined data paths. USP2000026023742.
  246. Pearson,Eric C.. Reconfigurable computing based multi-standard video codec. USP2007067236525.
  247. Rapp, John; Mathur, Chandan; Hellenbach, Scott; Jones, Mark; Capizzi, Joseph A.. Reconfigurable computing machine and related systems and methods. USP2010107809982.
  248. Ledzius, Robert C.; Flemmons, James L.; Maturo, Lawrence R.. Reconfigurable computing system and method and apparatus employing same. USP2003036539438.
  249. Vorbach, Martin. Reconfigurable elements. USP2014048686475.
  250. Vorbach, Martin. Reconfigurable elements. USP2014048686549.
  251. Vorbach, Martin; Baumgarte, Volker. Reconfigurable general purpose processor having time restricted configurations. USP2012108281108.
  252. Arnold, Jeffrey Mark; Banta, Gareld Howard; Johnson, Scott Daniel; Wang, Albert R.. Reconfigurable instruction set computing. USP2005106954845.
  253. Smith, Graeme Roy; Wilkes, Dyson. Reconfigurable integrated circuit. USP2009087571303.
  254. Vorbach,Martin; M?nch,Robert. Reconfigurable multidimensional array processor allowing runtime reconfiguration of selected individual array cells. USP2007067237087.
  255. Farwell, William D.; Prager, Kenneth E.. Reconfigurable processor with alternately interconnected arithmetic and memory nodes of crossbar switched cluster. USP2005076920545.
  256. Vorbach, Martin. Reconfigurable sequencer structure. USP2009107602214.
  257. Vorbach, Martin. Reconfigurable sequencer structure. USP2014088803552.
  258. Vorbach, Martin. Reconfigurable sequencer structure. USP2012118310274.
  259. Vorbach, Martin. Reconfigurable sequencer structure. USP2010087782087.
  260. Vorbach,Martin. Reconfigurable sequencer structure. USP2008077394284.
  261. Ian Gibson AU. Register setting-micro programming system. USP2002076414687.
  262. Neuendorffer, Stephen A.; Patel, Parimal. Relocatable circuit implemented in a programmable logic device. USP2010077765512.
  263. Schulz, Kenneth R.; Hamm, Andrew; Rapp, John. Remote sensor processing system and method. USP2009117619541.
  264. Kurjanowicz, Wlodek. Reverse optical proximity correction method. USP2014058735297.
  265. Vorbach, Martin; Bretz, Daniel. Router. USP2012068209653.
  266. Vorbach,Martin; Bretz,Daniel. Router. USP2008107434191.
  267. Vorbach,Martin; M?nch,Robert. Run-time reconfiguration method for programmable units. USP2007027174443.
  268. Vorbach, Martin; Münch, Robert. Runtime configurable arithmetic and logic cell. USP2004046728871.
  269. Vorbach, Martin; Münch, Robert. Runtime configurable arithmetic and logic cell. USP2009077565525.
  270. Oowaki Yukihito,JPX ; Sekine Masatoshi,JPX ; Fujii Hiroshige,JPX. Semiconductor integrated circuit and test method therefor. USP2000086112163.
  271. Gouldey,Brent I.; Fuster,Joel J.; Rapp,John; Jones,Mark. Service layer architecture for memory access system and method. USP2009027487302.
  272. Schmidt, Dominik J.. Single chip wireless communication integrated circuit. USP2009047526267.
  273. Schmidt,Dominik J.. Single chip wireless communication integrated circuit. USP2006117142882.
  274. Langhammer, Martin; Dhanoa, Kulwinder. Solving linear matrices in an integrated circuit device. USP2013098539014.
  275. Langhammer, Martin. Specialized processing block for implementing floating-point multiplier with subnormal operation support. USP2015038996600.
  276. Xu, Lei; Mauer, Volker; Perry, Steven. Specialized processing block for programmable integrated circuit device. USP2013098543634.
  277. Langhammer, Martin; Lee, Kwan Yee Martin; Azgomi, Orang; Streicher, Keone; Lin, Yi-Wen. Specialized processing block for programmable logic device. USP2012098266199.
  278. Langhammer, Martin; Lee, Kwan Yee Martin; Azgomi, Orang; Streicher, Keone; Pelt, Robert L.. Specialized processing block for programmable logic device. USP2011108041759.
  279. Langhammer, Martin; Lee, Kwan Yee Martin; Nguyen, Triet M.; Streicher, Keone; Azgomi, Orang. Specialized processing block for programmable logic device. USP2010117836117.
  280. Lee, Kwan Yee Martin; Langhammer, Martin; Lin, Yi-Wen; Nguyen, Triet M.. Specialized processing block for programmable logic device. USP2012098266198.
  281. Lee, Kwan Yee Martin; Langhammer, Martin; Nguyen, Triet M.; Lin, Yi-Wen. Specialized processing block for programmable logic device. USP2012108301681.
  282. Langhammer, Martin. Specialized processing block with fixed- and floating-point structures. USP2015089098332.
  283. Kurjanowicz, Wlodek. Split-channel antifuse array architecture. USP2012108283751.
  284. Master,Paul L.; Watson,John. Storage and delivery of device features. USP2009027493375.
  285. Nollet, Vincent; Coene, Paul; Mignolet, Jean-Yves; Vernalde, Serge; Verkest, Diederik; Marescaux, Theodore; Bartic, Andrei. System and method for hardware-software multitasking on a reconfigurable computing platform. USP2015059038072.
  286. Dvoretzki, Noam; Kaplan, Zeev. System and method for zero contention memory bank access in a reorder stage in mixed radix discrete fourier transform. USP2016109459812.
  287. Master, Paul L.; Watson, John. System for adapting device standards after manufacture. USP2009107602740.
  288. Master, Paul L.; Watson, John. System for authorizing functionality in adaptable hardware devices. USP201109E042743.
  289. Gonzalez, Ricardo E.; Wang, Albert R.. Systems and methods for selecting input/output configuration in an integrated circuit. USP2009117613900.
  290. Gonzalez, Ricardo E.; Wang, Albert R.; Banta, Gareld Howard. Systems and methods for software extensible multi-processing. USP2009087581081.
  291. Katragadda, Ramana; Spoltore, Paul; Howard, Ric. Task definition for specifying resource requirements. USP2012018108656.
  292. Arnold,Jeffrey Mark; Banta,Gareld Howard; Johnson,Scott Daniel; Wang,Albert R.. Video processing system with reconfigurable instructions. USP2007107284114.