$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Process for making an electrical interconnect structure

국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • H05K-013/04
  • H05K-003/34
출원번호 US-0163202 (1993-12-06)
발명자 / 주소
  • Card Duane Foster
  • Dittman Eberhard Siegfried,CAX
  • Saraiya Mukund Kantilal
출원인 / 주소
  • International Business Machines Corporation
대리인 / 주소
    Belk
인용정보 피인용 횟수 : 59  인용 특허 : 8

초록

An optic module contains a flexible circuit board forming a cable which connects between an optical sub-assembly and a rigid interconnect structure within the optic module. The cable includes lands proximate to through holes for soldered connection to leads which extend from the optical sub-assembli

대표청구항

[ We claim:] [1.] A process for making an electrical interconnect structure, said process comprising the steps of:providing a dielectric layer material having a major surface;securing a conductive layer of material onto said major surface of said dielectric layer;forming a passage through said diele

이 특허에 인용된 특허 (8)

  1. Huckabee Bill F. (Santa Cruz CA) Wright William L. (Saratoga CA), Electric circuit packaging member.
  2. Arneson Don A. (South Elgin IL) Hester Todd A. (Montgomery IL), Electronic device employing a conductive adhesive.
  3. Banba Mitsuyuki (Kanagawa JPX) Matsuo Hideki (Kanagawa JPX) Nakayama Yasuo (Chiba JPX) Suzuki Hideo (Chiba JPX), Method for soldering two kinds of parts on one-side printed board.
  4. Card Duane F. (Whitney Point NY) Dittman Eberhard S. (Quebec CAX) Saraiya Mukund K. (Endwell NY), Optical module with tolerant wave soldered joints.
  5. Card Duane F. (Whitney Point NY) Dittman Eberhard S. (Quebec NY CAX) Saraiya Mukund K. (Endwell NY), Optical module with tolerant wave soldered joints.
  6. Card Duane Foster (Whitney Point NY) Dittman Eberhard Siegfried (Leger Granby CAX) Saraiya Mukund Kantilal (Endwell NY), Optical module with tolerant wave soldered joints.
  7. Arvanitakis Nicolaos C. (Vestal NY) BLack Vincent J. (Austin TX) Corley ; Jr. Richard E. (Lexington KY) Nolan Richard G. (Binghamton NY) Olson ; Jr. Leonard T. (Centerville VA), Optoelectronic assembly.
  8. Koizumi Haruyuki (Kyoto JPX) Omae Koichi (Kyoto JPX), Printed wiring board.

이 특허를 인용한 특허 (59)

  1. Rathburn, James, Area array semiconductor device package interconnect structure with optional package-to-package or flexible circuit to package connection.
  2. Yan, Ai-Jun; Wang, Wei; Xia, Wen-Zhi, Automatic soldering machine.
  3. Rathburn, James, Bumped semiconductor wafer or die level electrical interconnect.
  4. Shih David,TWX, Cable connector for connecting a signal line to a printed circuit board and card.
  5. Rathburn, James, Compliant conductive nano-particle electrical interconnect.
  6. Rathburn, James, Compliant conductive nano-particle electrical interconnect.
  7. Rathburn, James, Compliant core peripheral lead semiconductor socket.
  8. Rathburn, James, Compliant core peripheral lead semiconductor test socket.
  9. Rathburn, James, Compliant printed circuit area array semiconductor device package.
  10. Rathburn, James, Compliant printed circuit semiconductor package.
  11. Rathburn, James, Compliant printed circuit semiconductor package.
  12. Rathburn, James, Compliant printed circuit semiconductor tester interface.
  13. Rathburn, James, Compliant printed circuit socket diagnostic tool.
  14. Rathburn, James, Compliant printed circuit wafer level semiconductor package.
  15. Rathburn, James, Compliant printed circuit wafer probe diagnostic tool.
  16. Rathburn, James, Compliant printed flexible circuit.
  17. Rathburn, James, Compliant wafer level probe assembly.
  18. Rathburn, James, Composite polymer-metal electrical contacts.
  19. Ikeuchi, Tadashi; Yagisawa, Takatoshi, Connection terminal and transmission line.
  20. Rathburn, James, Copper pillar full metal via electrical circuit structure.
  21. Rathburn, Jim, Copper pillar full metal via electrical circuit structure.
  22. Rathburn, James, Direct metalization of electrical circuit structures.
  23. Rathburn, James, Electrical connector insulator housing.
  24. Rathburn, James, Electrical interconnect IC device socket.
  25. Rathburn, James, Electrical interconnect IC device socket.
  26. Rathburn, James, Fusion bonded liquid crystal polymer circuit structure.
  27. Rathburn, James, High performance electrical circuit structure.
  28. Rathburn, James, High performance surface mount electrical interconnect.
  29. Rathburn, James, High performance surface mount electrical interconnect.
  30. Rathburn, James, High performance surface mount electrical interconnect.
  31. Rathburn, James, High performance surface mount electrical interconnect with external biased normal force loading.
  32. Rathburn, James, High speed circuit assembly with integral terminal and mating bias loading electrical connector assembly.
  33. Rathburn, James, Hybrid printed circuit assembly with low density main core and embedded high density circuit regions.
  34. Rathburn, James J., Low profile electrical interconnect with fusion bonded contact retention and solder wick reduction.
  35. Rathburn, James J., Mechanical contact retention within an electrical connector.
  36. Rathburn, James, Metalized pad to electrical contact interface.
  37. Rathburn, James, Method of forming a semiconductor socket.
  38. Rathburn, James, Method of making a compliant printed circuit peripheral lead semiconductor package.
  39. Rathburn, James, Method of making a compliant printed circuit peripheral lead semiconductor test socket.
  40. Rathburn, James J., Method of making an electrical connector having electrodeposited terminals.
  41. Rathburn, Jim, Method of making an electronic interconnect.
  42. Serizawa, Yasuyoshi; Iwasaki, Kenji; Kubota, Minoru; Nishitani, Keizo, Method of manufacturing a circuit unit.
  43. Ice,Donald A.; Douma,Darin James, Methods for manufacturing lead frame connectors for optical transceiver modules.
  44. Ice, Donald A., Methods for manufacturing optical modules using lead frame connectors.
  45. Ice,Donald A.; Douma,Darin James, Methods for manufacturing optical modules using lead frame connectors.
  46. Ice, Donald A.; Douma, Darin J.; Kiely, Phillip Anthony, Molded lead frame connector with one or more passive components.
  47. Mark J Badcock ; John Philip Franey ; Robert D Yadvish ; Michael A. Zimmerman, Mounting opto-electric modules on circuit boards.
  48. Nakagawa, Shigeru; Numata, Hidetoshi; Taira, Yoichi, Optical connecting method.
  49. Rathburn, James, Performance enhanced semiconductor socket.
  50. Grubb,Kenneth; Wutz,Philip, Pin to thin plate joint and method for making the joint.
  51. Ju, Ted, Process for soldering electric connector onto circuit board.
  52. Rathburn, James, Resilient conductive electrical interconnect.
  53. Rathburn, James, Selective metalization of electrical connector or socket housing.
  54. Rathburn, Jim, Selective metalization of electrical connector or socket housing.
  55. Rathburn, James, Semiconductor device package adapter.
  56. Rathburn, James, Semiconductor die terminal.
  57. Rathburn, James, Semiconductor socket with direct selective metalization.
  58. Rathburn, James, Simulated wirebond semiconductor package.
  59. Rathburn, James, Singulated semiconductor device separable electrical interconnect.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트