이 특허를 인용한 특허 (43)

1. Fazan, Pierre C.; Sandhu, Gurtej S., Apparatus having trench isolation structure with reduced isolation pad height and edge spacer.

   상세보기
2. Drab, John J.; Teshiba, Mary A., Coaxial connector feed-through for multi-level interconnected semiconductor wafers.

   상세보기
3. Chen,Young Kai; Houtsma,Vincent Etienne; Weimann,Nils Guenter, Dissipative isolation frames for active microelectronic devices, and methods of making such dissipative isolation frames.

   상세보기
4. Huang, Chiu-Tsung; Yeh, Wen-Kuan; Liu, Lu-Min, Electrostatic discharge protection apparatus with silicon control rectifier and the method of fabricating the same.

   상세보기
5. Akram Salman ; Ditali Akram, Field effect transistor having improved hot carrier immunity.

   상세보기
6. Matthew S. Buynoski, Frontside SOI gettering with phosphorus doping.

   상세보기
7. Wang, Hongmei; Zahurak, John K., Fully-depleted (FD)(SOI) MOSFET access transistor and method of fabrication.

   상세보기
8. Chan, Simon Siu-Sing, Inert atom implantation method for SOI gettering.

   상세보기
9. Fisher, Philip; Lin, Ming-Ren; Buynoski, Matthew S., Linerless shallow trench isolation method.

   상세보기
10. Xiang, Qi, Low density, tensile stress reducing material for STI trench fill.

    상세보기
11. Thaper, Narash, Low voltage power MOSFET device and process for its manufacture.

    상세보기
12. Xiang, Qi; Fisher, Philip A., Method and apparatus for STI using passivation material for trench bottom liner.

    상세보기
13. Bin Yu ; Che-Hoo Ng, Method and apparatus for suppressing the channeling effect in high energy deep well implantation.

    상세보기
14. Fazan Pierre C.,CHX ; Sandhu Gurtej S., Method and apparatus for trench isolation process with pad gate and trench edge spacer elimination.

    상세보기
15. Pierre C. Fazan CH; Gurtej S. Sandhu, Method and apparatus for trench isolation process with pad gate and trench edge spacer elimination.

    상세보기
16. Pierre C. Fazan CH; Gurtej S. Sandhu, Method and apparatus for trench isolation process with pad gate and trench edge spacer elimination.

    상세보기
17. Brown, Jeffrey Scott; Bryant, Andres; Gauthier, Jr., Robert J.; Mann, Randy William; Voldman, Steven Howard, Method and structures for dual depth oxygen layers in silicon-on-insulator processes.

    상세보기
18. Witold P. Maszara ; Ming-Ren Lin ; Qi Xiang, Method for and device having STI using partial etch trench bottom liner.

    상세보기
19. Summer, Steven E., Method for implementing radiation hardened, power efficient, non isolated low output voltage DC/DC converters with non-radiation hardened components.

    상세보기
20. Darmawan Johan ; Olgaard Christian ; Lee Tsung Wen, Method for producing semiconductor-on-insulator structure with reduced parasitic capacitance.

    상세보기
21. Xiang, Qi; Fisher, Philip A., Method for shallow trench isolation using passivation material for trench bottom liner.

    상세보기
22. Fisher, Philip; Chan, Darin A., Method for shallow trench isolation with removal of strained island edges.

    상세보기
23. Akram, Salman; Ditali, Akram, Methods of forming a transistor gate.

    상세보기
24. Akram,Salman; Ditali,Akram, Methods of forming a transistor gate.

    상세보기
25. Canham, John S., Methods of forming radiation-hardened semiconductor structures.

    상세보기
26. Yamazaki, Shunpei; Ohtani, Hisashi; Koyama, Jun; Fukunaga, Takeshi, Nonvolatile memory and electronic apparatus.

    상세보기
27. Fletcher,Christopher Lee; Toth,Andrew G.; Cripe,Jerry R., Pin detector apparatus and method of fabrication.

    상세보기
28. Alexander Yuri Usenko, Process for manufacturing a silicon-on-insulator substrate and semiconductor devices on said substrate.

    상세보기
29. Bedell, Stephen W.; Hekmatshoartabari, Bahman; Khakifirooz, Ali; Shahidi, Ghavam G.; Shahrjerdi, Davood, Radiation hardened SOI structure and method of making same.

    상세보기
30. Bedell, Stephen W.; Hekmatshoartabari, Bahman; Khakifirooz, Ali; Shahidi, Ghavam G.; Shahrjerdi, Davood, Radiation hardened SOI structure and method of making same.

    상세보기
31. Witold P. Maszara, SOI semiconductor device opening implantation gettering method.

    상세보기
32. Nakamura,Mitsutoshi; Amakawa,Hirotaka, Semiconductor device.

    상세보기
33. Kuwabara, Hideaki; Tanaka, Koichiro, Semiconductor device and manufacturing method thereof.

    상세보기
34. Ushiku, Yukihiro, Semiconductor device and method of manufacturing the same.

    상세보기
35. Yamazaki,Shunpei; Ohtani,Hisashi; Koyama,Jun; Fukunaga,Takeshi, Semiconductor device having SOI structure and manufacturing method thereof.

    상세보기
36. Koh Yo Hwan,KRX ; Choi Jin Hyeok,KRX, Semiconductor device having a T-shaped field oxide layer and a method for fabricating the same.

    상세보기
37. Yamazaki, Shunpei; Ohtani, Hisashi; Koyama, Jun; Fukunaga, Takeshi, Semiconductor device having buried oxide film.

    상세보기
38. Okihara, Masao, Semiconductor device with selected transistor properties.

    상세보기
39. Kuwabara,Hideaki; Tanaka,Koichiro, Semiconductor manufacturing method.

    상세보기
40. Akram,Salman; Ditali,Akram, Semiconductor processing method and field effect transistor.

    상세보기
41. Schwank James R. ; Shaneyfelt Marty R. ; Draper Bruce L. ; Dodd Paul E., Silicon-on-insulator field effect transistor with improved body ties for rad-hard applications.

    상세보기
42. Wolfe, Jesse D.; Theiss, Steven D.; Carey, Paul G.; Smith, Patrick M.; Wickboldt, Paul, Thin film transistors on plastic substrates with reflective coatings for radiation protection.

    상세보기
43. Wolfe,Jesse D.; Theiss,Steven D.; Carey,Paul G.; Smith,Patrick M.; Wickboldt,Paul, Thin film transistors on plastic substrates with reflective coatings for radiation protection.

    상세보기
더보기