이 특허를 인용한 특허 (40)

1. Funakoshi, Haruo, Abnormality-cause identifying apparatus and method.

   상세보기
2. Sebastian Iwanowski DE; Ute John DE; Volker May DE; Mugur Tatar DE, Apparatus and method for automatically diagnosing a technical system with efficient storage and processing of information concerning steps taken.

   상세보기
3. Batten, Pamela Ann; Benignus, Douglas Marvin; Tysor, Arthur James, Apparatus and method for providing a diagnostic problem determination methodology for complex systems.

   상세보기
4. Booth George L. ; Heumann John M. ; Manley Douglas R., Automated analysis of a model based diagnostic system.

   상세보기
5. Manley,Douglas R.; Barford,Lee A., Diagnosis of data packet transfer faults using constraints.

   상세보기
6. Manley,Douglas R.; Barford,Lee A., Diagnosis of data transfer faults using constraints.

   상세보기
7. Browen Rodney A. ; Ahrikencheikh Cherif ; Darbie William P. ; McDermid John E., Method and apparatus for board model correction.

   상세보기
8. Ahrikencheikh Cherif ; Browen Rodney A. ; Darbie William P. ; McDermid John E., Method and apparatus for correcting for detector inaccuracies in limited access testing.

   상세보기
9. Teig, Steven; Chatterjee, Arindam, Method and apparatus for creating a critical input space spanning set of input points to train a machine learning model for extraction.

   상세보기
10. Teig,Steven; Chatterjee,Arindam, Method and apparatus for creating an extraction model.

    상세보기
11. Teig,Steven; Chatterjee,Arindam, Method and apparatus for creating an extraction model using Bayesian inference implemented with the Hybrid Monte Carlo method.

    상세보기
12. Ahrikencheikh Cherif ; Browen Rodney A. ; Darbie William P. ; Lannen Kay C. ; McDermid John E. ; Romero Jamie P., Method and apparatus for electronic circuit model correction.

    상세보기
13. Ma, Yu Seung; Woo, Duk Kyun, Method and apparatus for evaluating effectiveness of test case.

    상세보기
14. Teig,Steven; Chatterjee,Arindam, Method and apparatus for extracting resistance from an integrated circuit design.

    상세보기
15. Ahrikencheikh Cherif ; Browen Rodney A. ; Darbie William P. ; McDermid John E. ; Lannen Kay C ., Method and apparatus for limited access circuit test.

    상세보기
16. Teig, Steven; Chatterjee, Arindam, Method and apparatus for performing extraction on an integrated circuit design.

    상세보기
17. Teig, Steven; Chatterjee, Arindam, Method and apparatus for performing extraction using a model trained with bayesian inference.

    상세보기
18. Teig, Steven; Chatterjee, Arindam, Method and apparatus for selecting input points to train a machine learning model for extraction.

    상세보기
19. McDermid John E. ; Ahrikencheikh Cherif ; Browen Rodney A. ; Darbie William P. ; Lannen Kay C., Method and apparatus for selecting stimulus locations during limited access circuit test.

    상세보기
20. Browen Rodney A. ; Ahrikencheikh Cherif ; Darbie William P. ; McDermid John E. ; Lannen Kay C., Method and apparatus for selecting targeted components in limited access test.

    상세보기
21. Rodney A. Browen ; Cherif Ahrikencheikh ; William P. Darbie ; John E. McDermid ; Kay C. Lannen, Method and apparatus for selecting test point nodes of a group of components having both accessible and inaccessible nodes for limited access circuit test.

    상세보기
22. Teig, Steven; Chatterjee, Arindam, Method and arrangement for extracting capacitance in integrated circuits having non Manhattan wiring.

    상세보기
23. Teig,Steven; Chatterjee,Arindam, Method and arrangement for extracting capacitance in integrated circuits having non manhattan wiring.

    상세보기
24. Smith Michael B.,CAX, Method and device for automatic simulation verification.

    상세보기
25. Robert Paul Masleid ; John Stephen Muhich ; Amy May Tuvell, Method and system for building a multiprocessor data processing system.

    상세보기
26. Chester,Daniel L.; Daniel,Stephen L.; Fickelscherer,Richard J.; Lenz,Douglas H., Method and system of monitoring, sensor validation and predictive fault analysis.

    상세보기
27. Reddy, Sudhakar Y., Method and system using linear programming for estimating test costs for bayesian diagnostic models.

    상세보기
28. Manley,Douglas R.; Bush,William H., Method for diagnosing complex system faults.

    상세보기
29. Caywood John ; Lepejian David Y, Method for using inspection data for improving throughput of stepper operations in manufacturing of integrated circuits.

    상세보기
30. Maamari,Fadi; Shum,Sonny Ngai San; Nadeau Dostie,Benoit, Method of and program product for performing gate-level diagnosis of failing vectors.

    상세보기
31. Repede,Michael Thomas, Method, apparatus and computer program product for implementing physical interconnect fault source identification.

    상세보기
32. Benvenga, Carl E., Methods and apparatus for diagnosing a degree of interference between a plurality of faults in a system under test.

    상세보기
33. Wilson,Edward, Model-based fault detection and isolation for intermittently active faults with application to motion-based thruster fault detection and isolation for spacecraft.

    상세보기
34. Barford, Lee A.; Smith, David R., Probabilistic diagnosis, in particular for embedded and remote applications.

    상세보기
35. Barford,Lee A., Revising a test suite using diagnostic efficacy evaluation.

    상세보기
36. Simkins, David Judson, System and method of determining software maturity using Bayesian design of experiments.

    상세보기
37. Simkins,David Judson, System and method of determining software maturity using Bayesian design of experiments.

    상세보기
38. Pang, Yan, System component failure diagnosis.

    상세보기
39. Fijany,Amir; Vatan,Farrokh, System for solving diagnosis and hitting set problems.

    상세보기
40. Triou, Jr.,Edward; Milbradt,Andre; Agbonile,Osarumwemse U.; Dar,Affan Arshad, Systems and methods for automated classification and analysis of large volumes of test result data.

    상세보기
더보기