$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Methods of fabricating an HDMI decal chip scale package 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • H01L-021/44
출원번호 US-0822092 (1997-03-20)
발명자 / 주소
  • Averkiou George
  • Trask Philip A.
출원인 / 주소
  • Raytheon Company
대리인 / 주소
    Alkov
인용정보 피인용 횟수 : 133  인용 특허 : 5

초록

Methods of producing a chip scale package that enables any chip with peripheral bond pads to be converted to an area array chip scale package suitable for chip on board assembly. The present invention produces the equivalent of a flip chip die when a chip supplier does not provide one. Processing is

대표청구항

[ What is claimed is:] [1.] A method of fabricating a high density multilayer interconnect (HDMI) decal chip scale package, said method comprising the steps of:depositing and curing a layer of polyimide on a transparent substrate;depositing and patterning pad metal comprising metal pads on the layer

이 특허에 인용된 특허 (5)

  1. Bakhit Gabriel G. (Huntington Beach CA) Shambrook Kevin P. (Laguna Beach CA), Flip interconnect.
  2. Reche John J. (Ventura CA), Method of fabricating hybrid circuit structures.
  3. Bakhit Gabriel G. (Huntington Beach CA) Pillai Vincent A. (Irvine CA) Averkiou George (Upland CA) Trask Philip A. (Laguna Hills CA), Methods of forming two-sided HDMI interconnect structures.
  4. Santadrea Joseph F. (Los Altos Hills CA) Lee Ji-Min (Palo Alto CA) Lien Chuen-Der (Mountain View CA) Huggins Alan H. (Gilroy CA), Parallel manufacturing of semiconductor devices and the resulting structure.
  5. Bureau Jean-Marc (Palaiseau FRX) Bernard Francois (Les Ulis FRX) Broussoux Dominique (Marcoussis FRX) Vergnolle Claude (Limours FRX), Process for manufacturing a multilayer integrated circuit interconnection.

이 특허를 인용한 특허 (133)

  1. Canella Robert L., Apparatus for additive de-marking of packaged integrated circuits.
  2. Burtzlaff,Robert; Haba,Belgacem; Humpston,Giles; Tuckerman,David B.; Warner,Michael; Mitchell,Craig S., Back-face and edge interconnects for lidded package.
  3. Lin, Charles Wen Chyang, Bumpless flip chip assembly with solder via.
  4. Charles Wen Chyang Lin SG, Bumpless flip chip assembly with strips and via-fill.
  5. Lin Charles Wen Chyang,SGX, Bumpless flip chip assembly with strips and via-fill.
  6. Charles Wen Chyang Lin SG, Bumpless flip chip assembly with strips-in-via and plating.
  7. Charles Wen Chyang Lin SG, Bumpless flip chip assembly with strips-in-via and plating.
  8. Lin, Mou-Shiung, Chip package and method for fabricating the same.
  9. Lin, Mou-Shiung, Chip package and method for fabricating the same.
  10. Lin, Mou-Shiung; Lee, Jin-Yuan; Huang, Ching-Cheng, Chip package with die and substrate.
  11. Xiaochun, Tan; Yunfang, Li, Chip scale package (CSP) assembly apparatus and method.
  12. Tan, Xiaochun; Guo, Jun, Chip scale package fabrication methods.
  13. Yoshimura, Tetsuzo; Roman, James; Wang, Wen-chou Vincent; Inao, Masaaki; McCormack, Mark Thomas, Device transfer method.
  14. Charles W. C. Lin SG, Flip chip assembly with via interconnection.
  15. Charles W. C. Lin SG, Flip chip assembly with via interconnection.
  16. Warner, Michael, High-frequency chip packages.
  17. Tuckerman, David B.; Honer, Kenneth Allen; McWilliams, Bruce M.; Colella, Nicholas J.; Goudge, Charles Liam, Image sensor employing a plurality of photodetector arrays and/or rear-illuminated architecture.
  18. Lee, Jin-Yaun; Lin, Mou-Shiung; Huang, Ching-Cheng, Integrated chip package structure using ceramic substrate and method of manufacturing the same.
  19. Lin, Mou-Shiung; Lee, Jin-Yuan; Huang, Ching-Cheng, Integrated chip package structure using organic substrate and method of manufacturing the same.
  20. Lin, Mou-Shiung; Lee, Jin-Yuan; Huang, Ching-Cheng, Integrated chip package structure using silicon substrate and method of manufacturing the same.
  21. Badehi, Avner, Integrated circuit device.
  22. Badehi, Avner, Integrated circuit device.
  23. Badehi, Avner, Integrated circuit device.
  24. Nakanishi, Hiroyuki; Ishio, Toshiya; Mori, Katsunobu, Integrated semiconductor circuit including electronic component connected between different component connection portions.
  25. Chakravorty Kishore K., Low cost chip size package and method of fabricating the same.
  26. Kishore K. Chakravorty, Low cost chip size package and method of fabricating the same.
  27. Canella Robert L., Method for additive de-marking of packaged integrated circuits and resulting packages.
  28. Mountain,David J., Method for bumping a thin wafer.
  29. Lee, Jin-Yuan; Lin, Mou-Shiung; Huang, Ching-Cheng, Method for fabricating chip package with die and substrate.
  30. Lin, Charles W. C., Method for forming a ball bond connection joint on a conductive trace and conductive pad in a semiconductor chip assembly.
  31. Lin, Charles W. C.; Chiang, Cheng-Lien, Method of connecting a bumped compliant conductive trace and an insulative base to a semiconductor chip.
  32. Lin, Charles W. C.; Chiang, Cheng-Lien, Method of connecting a bumped compliant conductive trace to a semiconductor chip.
  33. Charles W. C. Lin SG; Cheng-Lien Chiang TW, Method of connecting a bumped conductive trace to a semiconductor chip.
  34. Lin, Charles W. C., Method of connecting a conductive trace and an insulative base to a semiconductor chip.
  35. Lin, Charles W. C.; Chiang, Cheng-Lien, Method of connecting a conductive trace and an insulative base to a semiconductor chip using multiple etch steps.
  36. Lin, Charles W. C.; Chiang, Cheng-Lien, Method of connecting a conductive trace and an insulative base to a semiconductor chip using multiple etch steps.
  37. Charles W. C. Lin SG, Method of connecting a conductive trace to a semiconductor chip.
  38. Lin, Charles W. C., Method of connecting a conductive trace to a semiconductor chip.
  39. Lin, Charles W. C., Method of connecting a conductive trace to a semiconductor chip using a metal base.
  40. Lin,Charles W. C., Method of connecting a conductive trace to a semiconductor chip using conductive adhesive.
  41. Chiang, Cheng-Lien; Lin, Charles W. C., Method of connecting a conductive trace to a semiconductor chip using plasma undercut etching.
  42. Lin,Charles W. C.; Chiang,Cheng Lien, Method of connecting an additively and subtractively formed conductive trace and an insulative base to a semiconductor chip.
  43. Lin, Charles W. C.; Chiang, Cheng-Lien, Method of making a bumped terminal in a laminated structure for a semiconductor chip assembly.
  44. Lin, Charles W. C.; Chiang, Cheng-Lien, Method of making a contact terminal with a plated metal peripheral sidewall portion for a semiconductor chip assembly.
  45. Lin, Charles W. C., Method of making a pillar in a laminated structure for a semiconductor chip assembly.
  46. Charles W. C. Lin SG, Method of making a semiconductor chip assembly.
  47. Lin, Charles W. C., Method of making a semiconductor chip assembly by joining the chip to a support circuit with an adhesive.
  48. Lin,Charles W. C.; Chiang,Cheng Lien, Method of making a semiconductor chip assembly with a bumped metal pillar.
  49. Lin,Charles W. C.; Chen,Cheng Chung, Method of making a semiconductor chip assembly with a bumped terminal and a filler.
  50. Lin, Charles W. C.; Chen, Cheng-Chung, Method of making a semiconductor chip assembly with a bumped terminal, a filler and an insulative base.
  51. Lin,Charles W. C.; Chiang,Cheng Lien, Method of making a semiconductor chip assembly with a carved bumped terminal.
  52. Wang, Chia-Chung; Lin, Charles W. C., Method of making a semiconductor chip assembly with a conductive trace and a substrate.
  53. Charles W. C. Lin SG, Method of making a semiconductor chip assembly with a conductive trace subtractively formed before and after chip attachment.
  54. Lin, Charles W. C., Method of making a semiconductor chip assembly with a conductive trace subtractively formed before and after chip attachment.
  55. Lin,Charles W. C.; Chen,Cheng Chung; Chiang,Cheng Lien, Method of making a semiconductor chip assembly with a laterally aligned bumped terminal and filler.
  56. Lin,Charles W. C.; Wang,Chia Chung, Method of making a semiconductor chip assembly with a metal containment wall and a solder terminal.
  57. Wang,Chia Chung; Lin,Charles W. C., Method of making a semiconductor chip assembly with a precision-formed metal pillar.
  58. Chiang,Cheng Lien; Lin,Charles W. C., Method of making a semiconductor chip assembly with an embedded metal particle.
  59. Wang,Chia Chung; Lin,Charles W. C., Method of making a semiconductor chip assembly with an interlocked contact terminal.
  60. Lin, Charles W. C., Method of making a semiconductor chip assembly with chip and encapsulant grinding.
  61. Lin, Charles W. C.; Wang, Chia-Chung; Sigmond, David M., Method of making a semiconductor chip assembly with metal pillar and encapsulant grinding and heat sink attachment.
  62. Lin,Charles W. C.; Wang,Chia Chung, Method of making a semiconductor chip assembly with thermal conductor and encapsulant grinding.
  63. Charles W. C. Lin SG, Method of making a support circuit for a semiconductor chip assembly.
  64. Charles W. C. Lin SG, Method of making a support circuit for a semiconductor chip assembly.
  65. Charles W. C. Lin SG, Method of making a support circuit with a tapered through-hole for a semiconductor chip assembly.
  66. Lin,Charles W. C.; Chiang,Cheng Lien, Method of making a three-dimensional stacked semiconductor package with a metal pillar and a conductive interconnect in an encapsulant aperture.
  67. Lin,Charles W. C.; Chiang,Cheng Lien, Method of making a three-dimensional stacked semiconductor package with a metal pillar in an encapsulant aperture.
  68. Chua,Swee Kwang; Low,Siu Waf; Chia,Yong Poo; Eng,Meow Koon; Neo,Yong Loo; Boon,Suan Jeung; Huang,Suangwu; Zhou,Wei, Method of making multichip wafer level packages and computing systems incorporating same.
  69. Zilber, Gil; Katraro, Reuven; Aksenton, Julia; Oganesian, Vage, Methods and apparatus for packaging integrated circuit devices.
  70. Zilber, Gil; Katraro, Reuven; Aksenton, Julia; Oganesian, Vage, Methods and apparatus for packaging integrated circuit devices.
  71. Zilber,Gil; Aksenton,Julia; Oganesian,Vage, Methods and apparatus for packaging integrated circuit devices.
  72. Zilber,Gil; Aksenton,Julia; Oganesian,Vage, Methods and apparatus for packaging integrated circuit devices.
  73. Zilber,Gil; Aksenton,Julia; Oganesian,Vage, Methods and apparatus for packaging integrated circuit devices.
  74. Zilber,Gil; Katraro,Reuven; Aksenton,Julia; Oganesian,Vage, Methods and apparatus for packaging integrated circuit devices.
  75. Zilber,Gil; Katraro,Reuven; Teomim,Doron, Methods for producing packaged integrated circuit devices and packaged integrated circuit devices produced thereby.
  76. Nystrom, Michael J.; Humpston, Giles, Microelectronic assembly with multi-layer support structure.
  77. Nystrom, Michael J.; Humpston, Giles, Microelectronic assembly with multi-layer support structure.
  78. Yoshimura, Tetsuzo; Takahashi, Yashuhito; Inao, Masaaki; Lee, Michael G.; Chou, William; Beilin, Solomon I.; Wang, Wen-chou Vincent; Roman, James J.; Massingill, Thomas J., Multi-layer opto-electronic substrates with electrical and optical interconnections and methods for making.
  79. Honda, Hirokazu, Multilayer interconnection board, semiconductor device having the same, and method of forming the same as well as method of mounting the semicondutor chip on the interconnection board.
  80. Yoshimura, Tetsuzo; Takahashi, Yasuhito; Roman, James; McCormack, Mark Thomas; Beilin, Solomon I.; Wang, Wen-chou Vincent; Inao, Masaaki, Optical coupling structures and the fabrication processes.
  81. Yoshimura, Tetsuzo; Takahashi, Yashuhito; Kuwabara, Kiyoshi; Beilin, Solomon I.; Peters, Michael; Wang, Wen-Chou Vincent; Inao, Masaaki, Optical reflective structures and method for making.
  82. Yoshimura, Tetsuzo; Takahashi, Yashuhito; Inao, Masaaki; Lee, Michael G.; Chou, William; Beilin, Solomon I.; Wang, Wen-chou Vincent; Roman, James J.; Massingill, Thomas J., Opto-electronic substrates with electrical and optical interconnections and methods for making.
  83. Siniaguine Oleg ; Savastiouk Sergey, Package of integrated circuits and vertical integration.
  84. Badehi, Avner, Packaged integrated circuits and methods of producing thereof.
  85. Badihi,Avner, Packaged integrated circuits and methods of producing thereof.
  86. Siniaguine, Oleg; Savastiouk, Sergey, Packaging of integrated circuits and vertical integration.
  87. Charles W. C. Lin SG, Semiconductor chip assembly with ball bond connection joint.
  88. Lin, Charles W. C.; Chiang, Cheng-Lien, Semiconductor chip assembly with bumped conductive trace.
  89. Lin, Charles W.C.; Chiang, Cheng-Lien, Semiconductor chip assembly with bumped conductive trace.
  90. Lin,Charles W. C.; Chiang,Cheng Lien, Semiconductor chip assembly with bumped metal pillar.
  91. Charles W. C. Lin SG, Semiconductor chip assembly with bumped molded substrate.
  92. Lin,Charles W. C.; Chen,Cheng Chung, Semiconductor chip assembly with bumped terminal and filler.
  93. Lin, Charles W. C.; Chen, Cheng Chung, Semiconductor chip assembly with bumped terminal, filler and insulative base.
  94. Lin,Charles W. C.; Chiang,Cheng Lien, Semiconductor chip assembly with carved bumped terminal.
  95. Wang, Chia-Chung; Lin, Charles W. C., Semiconductor chip assembly with chip in substrate cavity.
  96. Lin, Charles W. C., Semiconductor chip assembly with elongated wire ball bonded to chip and electrolessly plated to support circuit.
  97. Chiang,Cheng Lien; Lin,Charles W. C., Semiconductor chip assembly with embedded metal particle.
  98. Leu,Chuen Rong; Lin,Charles W. C., Semiconductor chip assembly with embedded metal pillar.
  99. Leu,Chuen Rong; Lin,Charles W. C., Semiconductor chip assembly with embedded metal pillar.
  100. Lin, Charles W. C., Semiconductor chip assembly with hardened connection joint.
  101. Lin, Charles W. C., Semiconductor chip assembly with interlocked conductive trace.
  102. Lin, Charles W.C., Semiconductor chip assembly with interlocked conductive trace.
  103. Wang,Chia Chung; Lin,Charles W. C., Semiconductor chip assembly with interlocked contact terminal.
  104. Lin,Charles W. C.; Chen,Cheng Chung; Chiang,Cheng Lien, Semiconductor chip assembly with laterally aligned bumped terminal and filler.
  105. Lin,Charles W. C.; Chen,Cheng Chung, Semiconductor chip assembly with laterally aligned filler and insulative base.
  106. Lin,Charles W. C.; Wang,Chia Chung, Semiconductor chip assembly with metal containment wall and solder terminal.
  107. Wang,Chia Chung; Lin,Charles W. C., Semiconductor chip assembly with precision-formed metal pillar.
  108. Lin, Charles W. C., Semiconductor chip assembly with simultaneously electrolessly plated contact terminal and connection joint.
  109. Lin, Charles W. C., Semiconductor chip assembly with simultaneously electrolessly plated contact terminal and connection joint.
  110. Charles W. C. Lin SG, Semiconductor chip assembly with simultaneously electroplated contact terminal and connection joint.
  111. Lin, Charles W. C., Semiconductor chip assembly with simultaneously electroplated contact terminal and connection joint.
  112. Lin,Charles W. C., Semiconductor chip assembly with welded metal pillar.
  113. Lin, Charles W. C.; Chen, Cheng-Chung, Semiconductor chip assembly with welded metal pillar and enlarged plated contact terminal.
  114. Lin,Charles W. C.; Wang,Chia Chung, Semiconductor chip assembly with welded metal pillar of stacked metal balls.
  115. Lin,Charles W. C., Semiconductor chip assembly with welded metal pillar that includes enlarged ball bond.
  116. Lin, Mou-Shiung; Lee, Jin-Yuan; Huang, Ching-Cheng, Semiconductor package with interconnect layers.
  117. Honer, Kenneth Allen, Sequential fabrication of vertical conductive interconnects in capped chips.
  118. Yoshimura, Tetsuzo; Takahashi, Yasuhito; Roman, James; Beilin, Solomon I.; Wang, Wen-chou Vincent; Inao, Masaaki, Single and multilayer waveguides and fabrication process.
  119. Jarvis,Richard Wayne; McIntyre,Michael G., Split manufacturing method for advanced semiconductor circuits.
  120. Lin, Charles W. C., Support circuit with a tapered through-hole for a semiconductor chip assembly.
  121. Tetsuzo Yoshimura ; Yashuhito Takahashi ; Masaaki Inao ; Michael G. Lee ; William Chou ; Solomon I. Beilin ; Wen-chou Vincent Wang ; James J. Roman ; Thomas J. Massingill, Systems based on opto-electronic substrates with electrical and optical interconnections and methods for making.
  122. Yoshimura, Tetsuzo; Takahashi, Yashuhito; Inao, Masaaki; Lee, Michael G.; Chou, William; Beilin, Solomon I.; Wang, Wen-chou Vincent; Roman, James J.; Massingill, Thomas J., Three-dimensional opto-electronic modules with electrical and optical interconnections and methods for making.
  123. Lin,Charles W. C.; Chiang,Cheng Lien, Three-dimensional stacked semiconductor package with metal pillar in encapsulant aperture.
  124. Lin, Mou-Shiung, Top layers of metal for high performance IC's.
  125. Lin, Mou-Shiung, Top layers of metal for high performance IC's.
  126. Lin, Mou-Shiung, Top layers of metal for high performance IC's.
  127. Lin, Mou-Shiung, Top layers of metal for high performance IC's.
  128. Lin, Mou-Shiung, Top layers of metal for high performance IC's.
  129. Lin, Mou-Shiung, Top layers of metal for high performance IC's.
  130. Lin, Mou-Shiung, Top layers of metal for high performance IC's.
  131. Caletka, David Vincent; Park, Seungbae; Sathe, Sanjeev Balwant, Wafer scale thin film package.
  132. Caletka,David Vincent; Park,Seungbae; Sathe,Sanjeev Balwant, Wafer scale thin film package.
  133. Tan, Xiaochun; Guo, Jun, Wire bonded chip scale package fabrication methods.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로