$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Pressurized underfill encapsulation of integrated circuits 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • H01L-021/56
출원번호 US-0590585 (1996-01-24)
발명자 / 주소
  • Wang Kuo K.
  • Han Sejin
출원인 / 주소
  • Cornell Research Foundation, Inc.
대리인 / 주소
    Brown, Pinnisi & Michaels, PC
인용정보 피인용 횟수 : 72  인용 특허 : 12

초록

A new method and device to encapsulate integrated circuits such as flip chips and BGA packages. A special mold to surrounds the chip to be encapsulated in a cavity, and the encapsulant is injected into the cavity at an elevated pressure, and possibly at an elevated temperature. This shortens the cav

대표청구항

[ What is claimed is:] [1.] A method of underfill encapsulation of an integrated circuit chip against a substrate, using a mold head for enclosing the chip and encapsulant, comprising the steps of:a) locating the mold head over the chip;b) lowering the mold head into contact with the substrate, the

이 특허에 인용된 특허 (12)

  1. Variot Patrick (San Jose CA), Apparatus for encapsulating an integrated circuit package.
  2. Weber Patrick O. (San Jose CA), Apparatus for encapsulating electronic packages.
  3. Addeo Antonio (Novaro ITX) Bonari Roberto (Cerro Maggiore ITX) Biscotti Aurelio (Cantalupo di Cerro Maggiore ITX), Device for moulding articles of composite material and process using such a device.
  4. Howard Kevin E. (Midland MI), Epoxy polymer filled with aluminum nitride-containing polymer and semiconductor devices encapsulated with a thermosettin.
  5. Hall Gregory L. (Azle TX), Liquid crystal polymer encapsulated electronic devices and methods of making the same.
  6. Sakai Kunito (Hyogo JPX), Method for packaging semiconductor devices in a resin.
  7. Fierkens Richard H. J. (Keurbeck 15 ; 6914 AE Herwen NLX), Plastic encapsulation apparatus for an integrated circuit lead frame and method therefor.
  8. Casati Paolo (Giovanni ITX) De Martiis Carlo C. (Milan ITX) Marchisi Giuseppe (Milan ITX), Process and apparatus for assembling and resin-encapsulating a heat sink-mounted semiconductor power device.
  9. Liu Jay J. (Chandler AZ) Berg Howard M. (Scottsdale AZ) Hawkins George W. (Mesa AZ), Semiconductor chip bonded to a substrate and method of making.
  10. Thompson Kenneth R. (Sunrise FL) Banerj Kingshuk (Plantation FL) da Costa Alves Francisco (Boca Raton FL), Semiconductor device with controlled spread polymeric underfill.
  11. Lin Paul T. (Austin TX) McShane Michael B. (Austin TX), Thermally enhanced semiconductor device having exposed backside and method for making the same.
  12. Banerji Kingshuk (Plantation) Alves Francisco D. (Boca Raton) Darveaux Robert F. (Coral Springs FL), Vacuum infiltration of underfill material for flip-chip devices.

이 특허를 인용한 특허 (72)

  1. Fuergut,Edward; Loh,Hai Guan, Apparatus and method for producing an article by means of a molding technique.
  2. Leo, Kristian; Jupe, Michael; Sprafke, Peter; Muzic, Markus; Endres, Wolfgang, Assembly having a component enclosed by a housing, and device and method used in its manufacture.
  3. Leo, Kristian; Jupe, Michael; Sprafke, Peter; Muzic, Markus; Endres, Wolfgang, Assembly having a component enclosed by a housing, and device and method used in its manufacture.
  4. Cantillep Loreto Yeong,SGX ; Opiniano Ernesto A.,SGX, Boat and assembly method for ball grid array packages.
  5. Harikae, Masato, Circuit device and electronic device.
  6. Thomas Nowak ; Jules Gordon ; Kevin Avery ; David Thurlow, Conveyorized vacuum injection system.
  7. Watts, Hal; Gordon, Jules; Dziegel, Walter, Conveyorized vacuum injection system.
  8. Kang, Joon-Seok; Yi, Sung; Doh, Jae-Cheon; Yoo, Do-Jae; Kim, Sun-Kyong; Baek, Jong-Hwan, Electronic component package and manufacturing method thereof.
  9. Mess, Leonard E., Encapsulation method in a molding machine for an electronic device.
  10. Briar, John, Flip chip molded/exposed die process and package structure.
  11. Briar John,SGX, Flip chip thermally enhanced ball grid array.
  12. John Briar SG, Flip chip thermally enhanced ball grid array.
  13. Vanfleteren, Jan; Stoukach, Sergei; Vandecasteele, Bjorn, Flip-chip assembly of semiconductor devices using adhesives.
  14. Chandra,Haryanto, Injection casting system for encapsulating semiconductor devices and method of use.
  15. Donald Seton Farquhar ; Konstantinos Papathomas, Injection molded integrated circuit chip assembly.
  16. Ujiie,Kenji; Kuratomi,Bunji, Manufacturing method of a semiconductor device.
  17. Okada, Makio; Kuraya, Hidetoshi; Tanabe, Toshio; Fujisaki, Yoshinori; Arita, Kotaro, Manufacturing method of semiconductor device.
  18. Okada, Makio; Kuraya, Hidetoshi; Tanabe, Toshio; Fujisaki, Yoshinori; Arita, Kotaro, Manufacturing method of semiconductor device.
  19. Wippermann, Frank; Duparre, Jacques; Dannberg, Peter; Braeuer, Andreas, Method and apparatus for producing a structure, molding tool.
  20. Quinones, Horatio; Fang, Liang; Ratledge, Thomas Laferl, Method and apparatus for underfilling semiconductor devices.
  21. Lin Shih Hsiung,TWX ; Wang Hsing Seng,TWX, Method for dispensing underfill and devices formed.
  22. Chi-Hsing Hsu TW; Chin-Hsing Chung TW; Wen-Fu Hsu TW, Method for improving the liquid dispensing of IC packages.
  23. Wippermann, Frank; Duparre, Jacques; Dannberg, Peter; Braeuer, Andreas, Method for manufacturing a structure, optical component, optical layer stack.
  24. Odashima Teikou,JPX ; Matsui Mikio,JPX ; Sugizaki Yoshiaki,JPX ; Nakazawa Takahito,JPX, Method for manufacturing semiconductor device and apparatus for resin-encapsulating.
  25. Shahram Mostafazadeh ; Joseph O. Smith, Method for molding a bumped wafer.
  26. Carter, Kenneth Raymond; Hawker, Craig Jon; Hedrick, James Lupton; Miller, Robert Dennis; Gaynes, Michael Anthony; Buchwalter, Stephen Leslie, Method of encapsulating a circuit assembly.
  27. Jiang, Tongbi, Method of fabricating tape attachment chip-on-board assemblies.
  28. Tongbi Jiang, Method of fabricating tape attachment chip-on-board assemblies.
  29. Frutschy, Kristopher J.; Rangaraj, Sudarshan V.; George, Kevin B., Method of forming a microelectronic package using control of die and substrate differential expansions and microelectronic package formed according to the method.
  30. David R. Hembree, Method of forming a solder ball.
  31. Hembree David R., Method of forming a solder ball.
  32. Ikushima, Kazumasa, Method, apparatus and program for filling liquid material.
  33. Leonard E. Mess, Methods for ball grid array (BGA) encapsulation mold.
  34. Yoshimi Egawa JP; Kazumi Shinchi JP; Takeshi Niigaki JP, Methods for making a plurality of flip chip packages with a wafer scale resin sealing step.
  35. DiStefano, Thomas H.; Fjelstad, Joseph, Methods for providing void-free layer for semiconductor assemblies.
  36. Babiarz, Alec J.; Quinones, Horatio; Ratledge, Thomas L.; Zhao, Jiangang, Methods for vacuum assisted underfilling.
  37. Babiarz, Alec; Quinones, Horatio; Ratledge, Thomas L., Methods for vacuum assisted underfilling.
  38. Kim, Young-Ja; Ko, Jun-Young; Jeong, Dae-Young; Chan, Dae-Sang, Methods of fabricating semiconductor devices and underfill equipment for the same.
  39. Lebonheur, Vassoudevane; Harries, Richard J., Mold compound cap in a flip chip multi-matrix array package and process of making same.
  40. Lebonheur,Vassou; Harries,Richard J., Mold compound cap in a flip chip multi-matrix array package and process of making same.
  41. Park, Hun-yong; Kim, Dae-young; Kim, Choo-ho; Lim, Jomg-o; Jeong, Yong-rak, Mold for light-emitting device package.
  42. Eric Arthur Johnson, Molded body for PBGA and chip-scale packages.
  43. Sarihan Vijay ; Mercado Lei L., Package for an electronic component and a method of making it.
  44. Kung,Wei Chun; Chang,Liamh Cheng, Process and structure for semiconductor package.
  45. Wu Chin-Yung,TWX ; Chen Tay-Yuan,TWX, Process for underfill encapsulating flip chip driven by pressure.
  46. Wada,Kenya; Onoshiro,Jun; Hiraseko,Kouji, Resin application method on panel, manufacturing method of panel for display and resin applying apparatus thereof.
  47. Wilton L. Cox ; Joseph D. Poole ; Kris A. Slesinger, Rework and underfill nozzle for electronic components.
  48. Otani Hiroshi,JPX, Semiconductor device.
  49. Kim, KyungMoon; Lee, KooHong; Yee, JaeHak; Kim, YoungChul; Hoang, Lan; Marimuthu, Pandi C.; Anderson, Steve; Lee, HunTeak; Chi, HeeJo, Semiconductor device and method of bonding semiconductor die to substrate in reconstituted wafer form.
  50. Kim, KyungMoon; Lee, KooHong; Yee, JaeHak; Kim, YoungChul; Hoang, Lan; Marimuthu, Pandi C.; Anderson, Steve; Lee, HunTeak; Chi, HeeJo, Semiconductor device and method of bonding semiconductor die to substrate in reconstituted wafer form.
  51. Bathan, Henry D.; Camacho, Zigmund R.; Pisigan, Jairus L., Semiconductor device and method of forming a protective layer on a backside of the wafer.
  52. Marimuthu, Pandi C.; Shim, Il Kwon; Lin, Yaojian; Choi, Won Kyoung, Semiconductor device and method of forming low profile fan-out package with vertical interconnection units.
  53. Marimuthu, Pandi C.; Shim, Il Kwon; Lin, Yaojian; Choi, Won Kyoung, Semiconductor device and method of forming low profile fan-out package with vertical interconnection units.
  54. Kim, KyungMoon; Lee, KooHong; Yee, JaeHak; Kim, YoungChul; Hoang, Lan; Marimuthu, Pandi C.; Anderson, Steve; Lim, See Chian; Chi, HeeJo, Semiconductor device and method of making bumpless flipchip interconnect structures.
  55. Nakamura, Shigeru; Gotou, Masakatsu, Semiconductor device and method of manufacturing the same.
  56. Kim, KyungMoon; Lee, KooHong; Yee, JaeHak; Kim, YoungChul; Hoang, Lan; Marimuthu, Pandi C.; Anderson, Steve; Chi, HeeJo, Semiconductor device and method of simultaneous molding and thermalcompression bonding.
  57. Iguchi, Akihisa, Semiconductor device manufacturing method and mold die.
  58. Egawa, Yoshimi; Shinchi, Kazumi; Niigaki, Takeshi, Semiconductor package with a chip connected to a wiring substrate using bump electrodes and underfilled with sealing resin.
  59. Egawa, Yoshimi; Shinchi, Kazumi; Niigaki, Takeshi, Semiconductor package with a chip connected to a wiring substrate using bump electrodes and underfilled with sealing resin.
  60. Jiang,Tongbi, Tape attachment chip-on-board assemblies.
  61. Boyaud, Marie-France; Dufort, Catherine; Paquet, Marie-Claude; Tetreault, Real, Transfer molding of integrated circuit packages.
  62. Boyaud, Marie-France; Dufort, Catherine; Paquet, Marie-Claude; Tetreault, Real, Transfer molding of integrated circuit packages.
  63. Boyaud,Marie France; Dufort,Catherine; Paquet,Marie Claude; Tetreault,Real, Transfer molding of integrated circuit packages.
  64. Chuang, Chun-Chih; Cheng, Jung Wei; Lin, Chun-Hung; Wang, Tsung-Ding, Underfill dispensing with controlled fillet profile.
  65. Chuang, Chun-Chih; Lin, Chun-Hung; Cheng, Jung Wei; Wang, Tsung-Ding, Underfill dispensing with controlled fillet profile.
  66. Nah, Jae-Woong; Sakuma, Katsuyuki; Webb, Bucknell C., Underfill material dispensing for stacked semiconductor chips.
  67. Nah, Jae-Woong; Sakuma, Katsuyuki; Webb, Bucknell C., Underfill material dispensing for stacked semiconductor chips.
  68. Shi, Song-Hua; Djukic, Milan, Underfill process for flip-chip device.
  69. Kirkpatrick Galen C. ; Thavarajah Manickam ; Patel Sunil A. ; Murphy Stephen A., Vacuum assisted underfill process and apparatus for semiconductor package fabrication.
  70. Mitchell Craig S. ; Distefano Thomas H., Vacuum dispense apparatus for dispensing an encapsulant.
  71. Mitchell Craig S. ; Distefano Thomas H., Vacuum dispense method for dispensing an encapsulant and machine therefor.
  72. Akram Salman ; Jiang Tongbi, Void-free underfill of surface mounted chips.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로