$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

System and method for simulating signal flow through a logic block pattern of a real time process control system 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • G06F-094/55
출원번호 US-0725005 (1996-10-01)
발명자 / 주소
  • Leibold William Steven
출원인 / 주소
  • Honeywell Inc.
대리인 / 주소
    Hitt
인용정보 피인용 횟수 : 64  인용 특허 : 8

초록

A testing system for, and method of, simulating signal flow through a logic block pattern of a real time process control system. The system includes: (1) a memory that contains a data base of input data associated with simulated sensors and a rule base containing control rules and constituting a log

대표청구항

[ What is claimed is:] [1.] A testing system for simulating signal flow through a logic block pattern of a real time process control system, comprising:a memory that contains a data base of input data associated with simulated sensors and a rule base containing real time control rules and constituti

이 특허에 인용된 특허 (8)

  1. Suzuki Kenichiro (Hirakata JPX) Ohnishi Katsutoshi (Osaka JPX) Sajima Kenji (Amagasaki JPX) Miyata Masanobu (Neyagawa JPX), Apparatus for supporting the development of sequence software to be used in automated equipments, and method thereof.
  2. Smithline Edward T. (Port Washington NY), Automatically converting structured analysis tool database outputs into an integrated simulation model via transportable.
  3. Lavallee Ronald (Hudson NH) Peacock Thomas C. (Windham NH), Continuous flow chart, improved data format and debugging system for programming and operation of machines.
  4. Asano Shigehiro (Kanagawa-ken JPX) Isobe Shouzou (Kanagawa-ken JPX) Amemiya Jiro (Kanagawa-ken JPX) Muratani Hirofumi (Kanagawa-ken JPX), High speed logic simulation system using time division emulation suitable for large scale logic circuits.
  5. Dangelo Carlos (Los Gatos CA) Watkins Daniel (Los Altos CA) Mintz Doron (Sunnyvale CA), Method and system for creating and validating low level description of electronic design from higher level, behavior-ori.
  6. Kelem Steven H. (Los Altos Hills CA) Knapp Steven K. (Santa Clara CA), Method and system for propagating data type for circuit design from a high level block diagram.
  7. Seidel Jorge P. (San Jose CA) Knapp Steven K. (Santa Clara CA), Method for optimizing resource allocation starting from a high level.
  8. Aono Toshihiro (Ibaraki JPX) Kamejima Kohji (Ibaraki JPX) Hamada Tomoyuki (Abiko JPX), Remote control apparatus and control method thereof.

이 특허를 인용한 특허 (64)

  1. Rowe, Stephen C., Aggregated audio/video crossbar connections.
  2. Cote, Pierre E, Automation system and method of manufacturing product using automated equipment.
  3. Singh, Raka, Block-based signal processing.
  4. Roe, Steve; Nemecek, Craig, Breakpoint control in an in-circuit emulation system.
  5. Wright, David G.; Williams, Timothy J., Circuit and method for improving the accuracy of a crystal-less oscillator having dual-frequency modes.
  6. Freimark,Ronald J., Computer apparatus for interconnecting an industry standard computer to a proprietary backplane and its associated peripherals.
  7. Best, Andrew; Ogami, Kenneth; Zhaksilikov, Marat, Configuration of programmable IC design elements.
  8. Best, Andrew; Ogami, Kenneth; Zhaksilikov, Marat, Configuration of programmable IC design elements.
  9. Willaeys, Didieb; Asse, Abdallah, Device and method for a system analysis and diagnosis.
  10. Nemecek, Craig; Roe, Steve, External interface for event architecture.
  11. Gilbert, Stephen; Beoughter, Ken J.; Lucas, John Michael; Hao, Tennyson; Nixon, Mark J., Graphic element with multiple visualizations in a process environment.
  12. Anderson, Doug, Graphical user interface with user-selectable list-box.
  13. Lucas, John Michael; Nixon, Mark J.; Zhou, Ling; Enver, Alper T.; Webb, Arthur, Graphics integration into a process configuration and control environment.
  14. Nemecek, Craig; Roe, Steve, In-circuit emulator and pod synchronized boot.
  15. Seguine, Dennis R., Input/output multiplexer bus.
  16. Sequine, Dennis R., Input/output multiplexer bus.
  17. Eryurek, Evren; Krouth, Terrance F.; Lansing, Jane E., Integrated configuration system for use in a process plant.
  18. Nixon,Mark; Blevins,Terrence L.; Wojsznis,Wilhelm K., Integrated distributed process control system functionality on a single computer.
  19. Blevins,Terrence; Nixon,Mark; Lucas,Michael; Webb,Arthur; Beoughter,Ken, Integration of graphic display elements, process modules and control modules in process plants.
  20. Nixon, Mark J.; Hao, Tennyson; De Guzman, Francis; Rodriguez, Richard; Valderama, Ryan; Lucas, J. Michael; Beoughter, Ken J.; Gilbert, Stephen, Markup language-based, dynamic process graphics in a process plant user interface.
  21. Brummel, Hans-Gerd; Düll, Siegmund; Singh, Jatinder P.; Sterzing, Volkmar; Udluft, Steffen, Method for the computerized control and/or regulation of a technical system.
  22. Law, Gary Keith; Sherriff, Godfrey R.; Nixon, Mark, Methods and apparatus to manage testing of a process control system.
  23. Hammack, Stephen Gerard; Campney, Bruce Hurbert; Zhou, Ling, Methods for a data driven interface based on relationships between process control tags.
  24. Snyder, Warren S.; Mar, Monte, Microcontroller programmable system on a chip.
  25. Snyder, Warren S.; Mar, Monte, Microcontroller programmable system on a chip.
  26. Snyder, Warren S.; Mar, Monte, Microcontroller programmable system on a chip.
  27. Snyder, Warren, Microcontroller programmable system on a chip with programmable interconnect.
  28. Snyder, Warren S, Microcontroller programmable system on a chip with programmable interconnect.
  29. Blevins, Terrence L.; Wojsznis, Wilhelm K.; Nixon, Mark J.; Wojsznis, Peter, Multi-objective predictive process optimization with concurrent process simulation.
  30. Kutz, Harold, Numerical band gap.
  31. Snyder, Warren S.; Mar, Monte, PSOC architecture.
  32. Snyder, Warren; Mar, Monte, PSOC architecture.
  33. Snyder, Warren S.; Mar, Monte, PSoC architecture.
  34. Snyder, Warren S.; Mar, Monte, PSoC architecture.
  35. Anderson,Douglas H.; Seguine,Dennis, Pinout views for allowed connections in GUI.
  36. Ogami, Kenneth Y., Power management architecture, method and configuration system.
  37. Blevins, Terrence Lynn; Nixon, Mark J.; McMillan, Gregory K., Process plant monitoring based on multivariate statistical analysis and on-line process simulation.
  38. Blevins, Terrence L.; Beoughter, Ken J.; Lucas, J. Michael; Nixon, Mark J., Process plant user interface system having customized process graphic display layers in an integrated environment.
  39. Hansen, Kai, Process simulation in a computer based control system.
  40. Snyder, Warren; Mar, Monte, Programmable microcontroller architecture(mixed analog/digital).
  41. Thiagarajan, Eashwar; Sivadasan, Mohandas Palatholmana; Rohilla, Gajender; Kutz, Harold; Mar, Monte, Programmable sigma-delta analog-to-digital converter.
  42. Hammack, Stephen G.; Campney, Bruce H.; Gilbert, Stephen C.; Sanchez, Adrian A., Scaling composite shapes for a graphical human-machine interface.
  43. Hammack, Stephen G.; Campney, Bruce H.; Gilbert, Stephen C.; Sanchez, Adrian A., Scaling composite shapes for a graphical human-machine interface.
  44. Schleiss, Duncan; Ramachandran, Ram; Nixon, Mark; Lucas, Michael, Smart process modules and objects in process plants.
  45. Schleiss,Duncan; Ramachandran,Ram; Nixon,Mark; Lucas,Michael, Smart process modules and objects in process plants.
  46. Blevins, Terrence; Nixon, Mark; Lucas, Michael; Webb, Arthur; Beoughter, Ken, Smart process objects used in a process plant modeling system.
  47. Law, Gary K.; Ott, Michael G.; Burr, Kent A.; Sherriff, Godfrey R., State machine function block with a user modifiable state transition configuration database.
  48. Law, Gary K.; Ott, Michael G.; Burr, Kent A.; Sherriff, Godfrey R., State machine function block with a user modifiable state transition configuration database.
  49. Law, Gary K.; Sherriff, Godfrey R., State machine function block with user-definable actions on a transition between states.
  50. Ogami, Kenneth; Best, Andrew; Zhaksilikov, Marat, System and method for controlling a target device.
  51. Feldman, Michael, System and method for generating distributed information systems.
  52. Devereux, Brian M., System and method for mapping component bases using a chemical process simulator.
  53. Devereux, Brian M., System and method for simulating operation of substructures of a chemical processing plant.
  54. Sullam, Bert; Snyder, Warren; Mohammed, Haneef, System level interconnect with programmable switching.
  55. Sullam, Bert; Snyder, Warren; Mohammed, Haneef, System level interconnect with programmable switching.
  56. Ogami, Kenneth Y.; Anderson, Doug; Pleis, Matthew; Hood, Rick, Techniques for generating microcontroller configuration information.
  57. Venkataraman, Garthik; Kutz, Harold; Mar, Monte, Temperature sensor with digital bandgap.
  58. Snyder, Warren; Sullam, Bert; Mohammed, Haneef, Universal digital block interconnection and channel routing.
  59. Blevins, Terrence L.; Wojsznis, Wilhelm K.; Nixon, Mark J., Updating and utilizing dynamic process simulation in an operating process environment.
  60. Blevins, Terrence L.; Wojsznis, Wilhelm K.; Nixon, Mark J., Updating and utilizing dynamic process simulation in an operating process environment.
  61. Blevins, Terrence L.; Wojsznis, Wilhelm K.; Nixon, Mark J., Updating and utilizing dynamic process simulation in an operating process environment.
  62. Havekost, Robert B.; Nixon, Mark J., User configurable alarms and alarm trending for process control system.
  63. Bartz, Manfred; Zhaksilikov, Marat; Anderson, Doug, User interface for efficiently browsing an electronic document using data-driven tabs.
  64. Sivadasan, Mohandas Palatholmana; Rohilla, Gajendar, Voltage controlled oscillator delay cell and method.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로