$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Solder preforms 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • B23K-035/14
출원번호 US-0584981 (1996-01-11)
발명자 / 주소
  • Dozier
  • II Thomas H.
  • Khandros Igor Y.
출원인 / 주소
  • Form Factor, Inc.
대리인 / 주소
    Larwood
인용정보 피인용 횟수 : 124  인용 특허 : 284

초록

Method and apparatus for forming solder balls on electronic components and for forming solder joints between electronic components is described. A preform is fabricated having relatively large cross-section solder masses connected to one another by relatively small cross-section solder bridges. Upon

대표청구항

[ What is claimed is:] [1.] A solder preform, adapted in use for forming solder balls on a surface of at least one electronic component or for forming solder joints between two electronic components, comprising:a plurality of relatively large solid solder masses connected to one another by a relativ

이 특허에 인용된 특허 (284)

  1. Derryberry Lesli A. (Dallas TX) Williams Charles E. (Dallas TX), A chip carrier and mounting structure connected to the chip carrier.
  2. Abraham Bruce C. (Limekiln PA) Fegley Charles R. (Laureldale PA), Adapting contacts for connection thereto.
  3. Bradley Robert F. (New Buffalo MI), Adhesive component means for attaching electrical components to conductors.
  4. Adamopoulos Eleftherios (Bronx NY) Kim Jungihl (Seoul NY KRX) Lee Kang-Wook (Yorktown Heights NY) Oh Tae S. (Cheongryang NY KRX) O\Toole Terrence R. (Hopewell Junction NY) Purushothaman Sampath (York, Adhesive layer in multi-level packaging and organic material as a metal diffusion barrier.
  5. Eklund ; Sr. Ralph H. (1111 Morse Ave. ; No. 235 Sunnyvale CA 94086), Adjustable holder assembly for positioning a vacuum chuck.
  6. Kobayashi Mituo (Aioi JPX) Usuda Osamu (Tatsuno JPX) Sano Yoshihiko (Hyogo JPX) Atsumi Koichiro (Yokohama JPX), Apparatus and method for manufacturing semiconductor device.
  7. Interrante Mario J. (New Paltz NY) Berger Michael (Gardiner NY) Handford Edward F. (Wurtsboro NY) Tas Eugene (Stanfordville NY), Apparatus and methods for making simultaneous electrical connections.
  8. Goto Kaoru (Tokyo JPX), Apparatus for inspecting internal circuit of semiconductor device.
  9. Grabbe Dimitry G. (Middletown PA), Area array connector.
  10. Lychyk George S. (River Forest IL) Neese Wayne E. (Hoffman Estates IL), Arrangement for mounting dual-in-line packaged integrated circuits to thick/thin film circuits.
  11. Arnio Barbara E. (Middletown CT) Burdick Lynn E. (Hampton CT) Owens Mark J. (Vernon CT) St. Lawrence Mike (Thompson CT) Simpson Scott S. (Woodstock CT), Array connector.
  12. L\Esperance ; III Leroy D. (Blackwood NJ) Nguyen Hung N. (Bensalem PA) Wong Yiu-Man (Wescosville PA), Article alignment method.
  13. Johnson Randall E. (Carrollton TX) Drumm James M. (Dallas TX), Assembly of semiconductor chips.
  14. Mulholland Wayne A. (Plano TX) Quinn Daniel J. (Carrollton TX) Bond Robert H. (Carrollton TX) Olla Michael A. (Flower Mound TX), Automatic assembly of integrated circuits.
  15. Hill William H. (Rancho Santa Fe CA), Bonding tool and clamp assembly and wire handling method.
  16. Aoki Tsutomu (Tokyo JPX), Bump forming method.
  17. Fisher ; Jr. John R. (Plainsboro NJ), Cast solder leads for leadless semiconductor circuits.
  18. Trabucco Robert T. (Los Altos CA), Casting of raised bump contacts on a substrate.
  19. Morris James B. (Bloomington MN), Ceramic IC package attachment apparatus.
  20. Grabbe Dimitry G. (Lisbon Falls ME), Ceramic chip carrier with lead frame having removable rim.
  21. Grassauer Willie K. (Mapleton OR), Chip carrier alignment device and alignment method.
  22. Allen Leslie J. (Swindon CA GB2) Cherian Gabe (Fremont CA) Diaz Stephen H. (Los Altos CA), Chip carrier mounting device.
  23. Beene Gary L. (Allen TX) Petrovich Thomas D. (Richardson TX) Williams Charles E. (Dallas TX), Chip carrier with interconnects on lid.
  24. Allen Leslie J. (Swindon CA GB2) Cherian Gabe (Fremont CA) Diaz Stephen H. (Los Altos CA), Chip mounting device.
  25. Derryberry Lesli A. (Dallas TX) Williams Charles E. (Dallas TX), Circuit board with a chip carrier and mounting structure connected to the chip carrier.
  26. Carey David H. (Austin TX) Whalen Barry H. (Austin TX), Compact adapter package providing peripheral to area translation for an integrated circuit chip.
  27. Murphy Patrick K. (Spring TX), Compact, wireless apparatus for electrically testing printed circuit boards.
  28. Pai Deepak K. (Burnsville MN) Julik Michael J. (Burnsville MN) Fluhrer Robert W. (Burnsville MN), Compliant S-leads for chip carriers.
  29. Grabbe Dimitry G. (Middletown PA), Compliant interconnection and method therefor.
  30. Sobota ; Jr. Stephen M. (Mainland PA), Compliant lead clip.
  31. Missele Carl (Elgin IL), Compliant solder interconnection.
  32. Wasserman Norman (Columbus OH), Component mounting apparatus.
  33. Ohno Yasuhide (Kawasaki JPX) Ohzeki Yoshio (Kawasaki JPX), Composite lead frame and semiconductor device using the same.
  34. Patraw Nils E. (Redondo Beach CA), Compressive pedestal for microminiature connections.
  35. Patraw Nils E. (Redondo Beach CA), Compressive pedestal for microminiature connections.
  36. Iinuma Yoshio (Tokorozawa JPX), Connecting structure for a display device.
  37. Matsumoto Kunio (Yokohama JPX) Oshima Muneo (Yokohama JPX) Sakaguchi Suguru (Chigasaki JPX), Connecting structure for electronic part and method of manufacturing the same.
  38. Noro Takanobu (Yokohama JPX) Matsumoto Kunio (Yokohama JPX) Oshima Muneo (Yokohama JPX) Kanda Naoya (Yokohama JPX) Sakaguchi Suguru (Yokohama JPX) Murata Akira (Tokyo JPX), Connecting structure of electronic part and electronic device using the structure.
  39. Svendsen ; Leo G. (Redwood City CA) Leary Rebecca A. (Milpitas CA) Geschwind Gary I. (Palo Alto CA), Connection to a component for use in an electronics assembly.
  40. Beaman Brian S. (Hyde Park NY) Fogel Keith E. (Bardonia NY) Kim Jungihl (Chappaqua NY) Mayr Wolfgang (Poughkeepsie NY) Shaw Jane M. (Ridgefield CT) Walker George F. (New York NY), Connector assembly for chip testing.
  41. Anhalt John W. (Orange CA) Goodman David S. (Mission Viejo CA) Selvin Gerald J. (Huntington Beach CA), Connector assembly for making multiple connections in a thin space.
  42. Patraw Nils E. (Redondo Beach CA), Connector system for coupling to an integrated circuit chip.
  43. Matta Farid (Mountain View CA) Douglas Kevin C. (San Mateo CA), Demountable tape-automated bonding system.
  44. Scheingold William Samuel (Palmyra PA) Purdy Harold Lawrence (Hummelstown PA) Youngfleish Frank Christian (Harrisburg PA), Device for connecting leadless integrated circuit package to a printed circuit board.
  45. Aton Thomas J. (Dallas TX) Rincon Rey M. (Dallas TX), Disposable high performance test head.
  46. Watanabe Yutaka (Hadano JPX) Kobayashi Fumiyuki (Sagamihara JPX) Sekibata Masao (Kunitachi JPX) Kuroda Shigeo (Ome JPX) Yasukawa Akio (Ibaraki JPX) Sekine Shigejiro (Hadano JPX), Electric component part having lead terminals.
  47. Zifcak Mark S. (Putnam CT) Kosa Bruce G. (Woodstock CT), Electrical circuit board interconnect.
  48. Roespel Gustav (Unterhaching DEX) Scheffler Horst (Munich DEX), Electrical coil and method of producing the same.
  49. Volz Keith L. (Jamestown NC) Deak Frederick R. (Kernersville NC) Renn Robert M. (Pfafftown NC) Johnson David C. (Winston Salem NC) Irlbeck Robert D. (Greensboro NC), Electrical connections between printed circuit boards and integrated circuits surface mounted thereon.
  50. Lamp Richard W. (Mendham NJ), Electrical connector employing conductive rectilinear elements.
  51. Tsuda Toshio (Habikino JPX) Horio Yasuhiko (Osaka JPX) Bessho Yoshihiro (Kadoma JPX) Ishida Toru (Hirakata JPX), Electrical contact bump and a package provided with the same.
  52. Honn ; James J. ; Stuby ; Kenneth P., Electrical package for LSI devices and assembly process therefor.
  53. Grabbe Dimitry G. (Middletown PA) Korsunsky Iosif (Harrisburg PA), Electrical socket.
  54. Angelopoulos Marie (Briarcliff Manor) Huang Wu-Song (Poughkeepsie) Kaplan Richard D. (Wappingers Falls NY) Le Corre Marie-Annick (St. Fargeau Ponthierry FRX) Perreault Stanley E. (Wappingers Falls NY, Electrically conductive polymeric.
  55. Angelopoulos Marie (Briarcliff Manor) Huang Wu-Song (Poughkeepsie) Kaplan Richard D. (Wappingers Falls NY) Le Corre Marie-Annick (St Fargeau Ponthierry FRX) Perreault Stanley E. (Wappingers Falls NY), Electrically conductive polymeric materials and uses thereof.
  56. Angelopoulos Marie (Briarcliff Manor) Huang Wu-Song (Poughkeepsie) Kaplan Richard D. (Wappingers Falls NY) Le Corre Marie-Annick (St Fargeau Ponthierry FRX) Perreault Stanley E. (Wappingers Falls NY), Electrically conductive polymeric materials and uses thereof.
  57. Schroeder Jon M. (Apt. 1013 ; 9815 Copper Creek Austin TX 78729), Electronic circuit chip connection assembly and method.
  58. Spinelli Thomas S. (Attleboro MA) Manns William G. (Dallas TX) Weirauch Donald F. (Dallas TX), Electronic circuit interconnection system.
  59. Spinelli, Thomas S.; Manns, William G.; Weirauch, Donald F., Electronic circuit interconnection system.
  60. Spinelli, Thomas S.; Manns, William G.; Weirauch, Donald F., Electronic circuit interconnection system.
  61. Takamatsu Toshiaki (Tenri JPX) Funada Fumiaki (Yamatokoriyama JPX) Yasuda Shuhei (Nara JPX) Matsuura Masataka (Tenri JPX), Electronic component with plurality of terminals thereon.
  62. Gazdik Charles E. (Endicott NY) McBride Donald G. (Binghamton NY), Electronic package assembly method.
  63. Noyori Masaharu (Neyagawa JPX) Fujimoto Hiroaki (Neyagawa JPX), Electronics circuit device and method of making the same.
  64. Trabucco Robert T. (Los Altos CA), Fabrication of a dissolvable film carrier containing conductive bump contacts for placement on a semiconductor device pa.
  65. Elarde Vito D. (6429 Lance Ct. San Diego CA 92120), Fabrication of a printed circuit board with metal-filled channels.
  66. Minetti Richard H. (Allentown PA), Fabrication of circuit packages using solid phase solder bonding.
  67. Freyman Bruce J. (Sunrise FL) Miles Barry M. (Plantation FL) Flaugher Jill L. (Margate FL), Fabrication of pad array carriers from a universal interconnect structure.
  68. Grabbe Dimitry G. (Middletown PA), Field emitter array integrated circuit chip interconnection.
  69. Takekawa Kouichi (Tokyo JPX) Urushima Michitaka (Tokyo JPX), Film carrier semiconductor device.
  70. Stierman Roger J. (Richardson Garland TX) Lessard Robert J. (Garland TX), Fixture and a method for plating contact bumps for integrated circuits.
  71. Stierman Roger J. (Richardson TX) Lessard Robert J. (Garland TX), Fixture and a method for plating contact bumps for integrated circuits.
  72. Stierman Roger J. (Richardson TX) McCauley Archie N. (Little Elm TX) Zart Robert C. (Dallas TX), Fixture for plating tall contact bumps on integrated circuit.
  73. Stierman Roger J. (Richardson TX) McCauley Archie N. (Little Elm TX) Zart Robert C. (Dallas TX), Fixture for plating tall contact bumps on integrated circuit.
  74. Beaman Brian S. (Hyde Park NY) Doany Fuad E. (Katonah NY) Dudek Thomas J. (Poughkeepsie NY) Lanzetta Alphonso P. (Marlboro NY) Shih Da-Yuan (Poughkeepsie NY) Tkazyik William J. (Hyde Park NY) Walker , Flex circuit card elastomeric cable connector assembly.
  75. Steitz Richard R. (Chippewa Falls WI) August Melvin C. (Chippewa Falls WI) Christie Diane M. (Eau Claire WI) Dowdle Deanna M. (Northfield MN) Dudley Dean B. (Prior Lake MN) Nelson Stephen E. (Chippew, Flexible automated bonding method and apparatus.
  76. Freyman Bruce J. (Sunrise FL) Miles Barry M. (Plantation FL) Flaugher Jill L. (Margate FL), Flexible film chip carrier having a flexible film substrate and means for maintaining planarity of the substrate.
  77. Clementi Robert J. (Binghamton NY) Gazdik Charles E. (Endicott NY) Lafer William (Chenango Bridge NY) Lovesky Roy L. (Vestal NY) McBride Donald G. (Binghamton NY) Munson Joel V. (Port Crane NY) Skarv, Flexible film semiconductor chip carrier.
  78. McLellan Neil R. (Garland TX), Flexible film semiconductor package.
  79. Carey David H. (Austin TX), Flip substrate for chip mount.
  80. Gazdik Charles E. (Endicott NY) McBride Donald G. (Binghamton NY) Seraphim Donald P. (Vestal NY) Toole Patrick A. (Westport CT), Full panel electronic packaging structure.
  81. Freyman Bruce J. (Sunrise FL) Miles Barry M. (Plantation FL) Juskey Frank J. (Coral Springs FL), Grounding an ultra high density pad array chip carrier.
  82. Bostock Peter A. (Atherton CA) Haygood David K. (Cupertino CA) Nicholson Kenneth R. (Cupertino CA) Nordling J. Michael (Santa Clara CA) Soni Pravin L. (Union City CA), Heat recoverable soldering device.
  83. Hemler Paul F. (Arnold MD) Rohr William A. (Buffalo NY), Hermetic chip carrier compliant soldering pads.
  84. Sharp, Stanley O., High density electronics packaging system for hostile environment.
  85. Cragon Harvey (Austin TX) Hutchins Charles L. (Sugar Land TX), High density integrated circuit package.
  86. Wojnarowski Robert J. (Ballston Lake NY) Eichelberger Charles W. (Schenectady NY) Kornrumpf William P. (Albany NY), High density interconnect structure including a chamber.
  87. Chatterjee Pallab K. (Dallas TX), High density micropackage for IC chips.
  88. Babuka, Robert; Piechota, John L.; Poch, Leonard J., High density planar interconnected integrated circuit package.
  89. Whann Welton B. (San Diego CA) Elizondo Paul M. (Escondido CA), High density probe card.
  90. Whann Welton B. (San Diego CA) Elizondo Paul M. (Escondido CA), High density probe card.
  91. Subramanian Eswar (Phoenix AZ), High density probe card for testing electrical circuits.
  92. Ainslie Norman G. (Croton-on-Hudson NY) Krzanowski James E. (Watertown MA) Palmateer Paul H. (Wappingers Falls NY), High melting point process for Au:Sn:80:20 brazing alloy for chip carriers.
  93. Jacobs Scott L. (Chester VA) Nihal Perwaiz (Hopewell Junction NY) Ozmat Burhan (Peekskill NY) Schnurmann Henri D. (Monsey NY), High performance integrated circuit packaging structure.
  94. Barbour Donald R. (Poughkeepsie NY) Lemke Guido A. (Hopewell Junction NY) Magdo Steven (Hopewell Junction NY), High performance semiconductor package assembly.
  95. Yamamoto, Toshio, Hybrid integrated circuit device.
  96. Marcantonio Gabriel (Nepean CAX), Integrated circuit chip package.
  97. Tai King L. (Berkeley Heights NJ), Integrated circuit chip-and-substrate assembly.
  98. Ciccio Joseph A. (Winchester MA) Thun Rudolf E. (Carlisle MA) Fardy Harry J. (Chelmsford MA), Integrated circuit device package interconnect means.
  99. Variot Patrick (San Jose CA) Chia Chok J. (Campbell CA) Trabucco Robert T. (Los Altos CA), Integrated circuit having a coplanar solder ball contact array.
  100. Fritz Galen F. (Plano TX), Integrated circuit interconnect leads releasably mounted on film.
  101. Adams Anthony L. (McKinney TX), Integrated circuit package having interconnected leads adjacent the package ends.
  102. Smith Kenneth R. (Aloha OR), Integrated circuit package, and method of forming an integrated circuit package.
  103. Socha Paul A. (Whitesboro NY), Integrated preforms.
  104. Robillard David R. (Westboro MA) Michaels Robert L. (Marlboro MA), Integrated test and assembly device.
  105. Robillard David R. (Westboro MA) Michals Robert L. (Marlboro MA), Integrated test and assembly device.
  106. Chang Cheng-Cheng (Palo Alto CA), Interconnect structure for integrated circuits.
  107. Walter Jackie A. (Sunnyvale CA), Interconnect tape for use in tape automated bonding.
  108. Farquharson, Robert J.; Gerns, Stanton T., Interconnected solder pads and the method of soldering.
  109. Carlomagno William D. (Redwood City CA) Cummings Dennis E. (Placerville CA) Gliga Alexandru S. (San Jose CA), Interconnection of electronic components.
  110. Carlommagno William D. (Redwood City CA) Cummings Dennis E. (Placerville CA) Gliga Alexandru S. (San Jose CA), Interconnection of electronic components.
  111. Behun John R. (Poughkeepsie NY) Call Anson J. (Poughkeepsie NY) Cappo Francis F. (Wappingers Falls NY) Cole Marie S. (Wappingers Falls NY) Hoebener Karl G. (Georgetown TX) Klingel Bruno T. (Hopewell , Interconnection structure and test method.
  112. Sado Ryoichi (Saitama JPX), Interconnectors.
  113. Rostoker Michael D. (San Jose CA) Pasch Nicholas F. (Pacifica CA) Zelayeta Joe (Saratoga CA), Interior bond pad arrangements for alleviating thermal stresses.
  114. Patraw Nils E. (Redondo Beach CA), Inverted chip carrier.
  115. Chance Dudley A. (Danbury CT) Kopcsay Gerard V. (Yorktown Heights NY), LSI Chip carrier with buried repairable capacitor with low inductance leads.
  116. Kister January (Palo Alto CA), Large scale protrusion membrane for semiconductor devices under test with very high pin counts.
  117. Grabbe Dimitry (Lisbon Falls ME) Patterson Ronald (Dauphin PA), Lead frame and chip carrier housing.
  118. Kitano Makoto (Tsuchiura JPX) Nishimura Asao (Ushiku JPX) Yaguchi Akihiro (Ibaraki JPX) Kawai Sueo (Ibaraki JPX) Hoshi Akio (Isesaki JPX) Shimizu Ichio (Gunma JPX), Lead frame and semiconductor device using the same.
  119. Derfiny Dennis J. (Clarendon Hills IL) Ceccoli Joseph D. (Mesa AZ) Baxter Emery E. (Tempe AZ), Leadform for use with surface mounted components.
  120. Gilbert, Barry K.; Schwab, Daniel J., Leadless chip carrier apparatus providing an improved transmission line environment and improved heat dissipation.
  121. Mullen ; III William B. (Boca Raton FL) Urbish Glenn F. (Coral Springs FL) Freyman Bruce J. (Plantation FL), Leadless pad array chip carrier.
  122. Kee David R. (Richardson TX), Leads for semiconductor chip assembly and method.
  123. Chiu Anthony M. (Richardson TX), Low cost erasable programmable read only memory package.
  124. Chiu Anthony M. (Richardson TX), Low cost erasable programmable read only memory package.
  125. McShane Michael B. (Austin TX), Low cost integrated circuit bonding process.
  126. Saito Shigeki (Fukui JPX) Hosokawa Takao (Tsuruga JPX) Mae Masataka (Fukui JPX), Manufacturing method for an electronic component.
  127. Huff Richard E. (Belmont CA), Membrane probe contact bump compliancy system.
  128. Schroeder Jack A. (Scottsdale AZ) Winkler Ernel R. (Mesa AZ), Metallization and bonding means and method for VLSI packages.
  129. Miller ; Jr. Grady A. (Grand Prairie TX), Method and apparatus for applying solder preforms.
  130. Hembree David R. (Boise ID) Farnworth Warren M. (Nampa ID) Wood Alan G. (Boise ID), Method and apparatus for testing an unpackaged semiconductor die.
  131. Akiyama Yukiharu (Koganei JPX) Oshima Yoshio (Tokorozawa JPX), Method and apparatus for wire bonding.
  132. Eichelberger Charles W. (Schenectady NY) Wojnarowski Robert J. (Ballston Lake NY) Welles ; II Kenneth B. (Schenectady NY), Method and configuration for testing electronic circuits and integrated circuit chips using a removable overlay layer.
  133. Eichelberger Charles W. (Schenectady NY) Wojnarowski Robert J. (Ballston Lake NY) Welles ; II Kenneth B. (Schenectady NY), Method and configuration for testing electronic circuits and integrated circuit chips using a removable overlay layer.
  134. Takehashi Shinitsu (Shijonawate JPX) Hatada Kenzo (Katano JPX) Fujimoto Hiroaki (Hirakata JPX), Method for bonding lead with electrode of electronic device.
  135. Flammer Wieland (Cleebronn DEX) Weber Roland (Heilbronn-Bockingen DEX) Weiher Gerhard (Brackenheim DEX) Troner Jakob (Heilbronn-Bockingen DEX), Method for contacting contact areas located on semiconductor bodies.
  136. Kitamura Yoshihiro (Tokyo JPX), Method for forming a bump by bonding a ball on an electrode of an electronic device and apparatus for forming the same.
  137. Lakritz, Mark N.; Ordonez, Jose; Tubiola, Peter J., Method for forming elongated solder connections between a semiconductor device and a supporting substrate.
  138. Koopman Nicholas George (Hopewell Junction NY), Method for making conduction-cooled circuit package.
  139. Saito Tamio (Tokyo JPX), Method for manufacturing multilayer circuit substrate.
  140. Grabbe Dimitry G. (Lisbon Falls ME), Method for manufacturing substrate with selectively trimmable resistors between signal leads and ground structure.
  141. Littlebury Hugh W. (Chandler AZ), Method for parallel testing of semiconductor devices.
  142. Wilson Arthur M. (Richardson TX), Method for producing an integrated circuit product having a polyimide film interconnection structure.
  143. Braun Carol (Clifton VA) Correia George C. (Warrenton VA) Konecke-Lease Sheila (Leesburg VA) Cummings Richard W. (Dumfries VA), Method of aligning and mounting solder balls to a substrate.
  144. Ohno Hideshi (Sayama JPX), Method of assembling semiconductor integrated circuit.
  145. Bitaillou Alex (Bretigny sur Orge FRX) Masson Jean (Noisy/Ecole FRX) Lemoine Jean-Marie (Saint-Michel-sur-Orge FRX), Method of bonding connecting pins to the eyelets of conductors formed on a ceramic substrate.
  146. Conru H. Ward (Essex Junction VT) Gons Stephen E. (Camp Hill PA) Osborne ; Jr. Gordon C. (Burlington VT) Phelps ; Jr. Douglas W. (Burlington VT) Starr Stephen G. (Essex Junction VT) Ward William C. (, Method of bonding gold or gold alloy wire to lead tin solder.
  147. Cragon Harvey G. (Austin TX) Hutchins Charles L. (Sugar land TX), Method of electrically connecting integrated circuits by edge-insertion in grooved support members.
  148. Tracy ; John M., Method of fabricating an array of flexible metallic interconnects for coupling microelectronics components.
  149. Brown Richard (Union County NJ), Method of fabricating an electronic circuit including an aperture through the substrate thereof.
  150. Wiech ; Jr. Raymond E. (4659 Pescadero Ave. San Diego CA 92107), Method of fabricating complex micro-circuit boards and substrates.
  151. Bindra Perminder S. (South Salem NY) Cuomo Jerome J. (Lincolndale NY) Gall Thomas P. (Endwell NY) Ingraham Anthony P. (Endicott NY) Kang Sung K. (Chappaqua NY) Kim Jungihl (Chappaqua NY) Lauro Paul (, Method of fabricating nendritic materials.
  152. Squitieri Vincent (Billerica MA) Lynn William Joseph (Groveland MA), Method of forming an interconnector.
  153. Saito Masayuki (Yokohama JPX) Niitsuma Akira (Yokohama JPX) Ohdaira Hirosi (Chigasaki JPX) Tanuma Chiaki (Tokyo JPX) Mori Miki (Kawasaki JPX), Method of forming bump electrode and electronic circuit device.
  154. Rai Akiteru (Osaka JPX) Yamamura Keiji (Nara JPX) Nukii Takashi (Nara JPX), Method of making a hybrid semiconductor device.
  155. DiStefano Thomas H. (Bronxville NY) Ehrenberg Scott G. (Fishkill NY) Khandros Igor Y. (Peekskill NY), Method of making a multi-layer circuit assembly.
  156. Bednarz George A. (Austin TX), Method of making a post molded cavity package with internal dam bar for integrated circuit.
  157. Freyman Bruce J. (N. Lauderdale FL) Dorinski Dale (Coral Springs FL) Shurboff John (Coral Springs FL), Method of making an ultra high density pad array chip carrier.
  158. Elles Richard J. (Philadelphia PA) Ely Razon (Hatboro PA) Vilenski Dan (Horsham PA), Method of making constant bonding wire tail lengths.
  159. Buchoff Leonard S. (Bloomfield NJ) Kosiarski Joseph P. (Englishtown NJ) Dalamangas Chris A. (Union NJ), Method of making electrically conductive connector.
  160. Abrams Richard L. (Pacific Palisades CA) Pinnow Douglas A. (Pacific Palisades CA), Method of making hermetic coaxial cable.
  161. Altman Leonard F. (Coral Springs FL) Flaugher Jill L. (Margate FL) Suppelsa Anthony B. (Coral Springs FL) Mullen ; III William B. (Boca Raton FL), Method of making high density solder bumps and a substrate socket for high density solder bumps.
  162. Kimura Mitsuru (Tokyo JPX) Nakakita Shoji (Tokyo JPX), Method of manufacturing a multichip package with increased adhesive strength.
  163. Miura Norio (Gunma JPX), Method of manufacturing an inductance element.
  164. Klatskin ; Jerome Barnard ; Rosen ; Arye, Method of manufacturing semiconductor devices having a copper heat capacitor and/or copper heat sink.
  165. Fritz Galen F. (Plano TX), Method of mounting integrated circuit interconnect leads releasably on film.
  166. Fox Leslie R. (Boxborough MA) Wade Paul C. (Shirley MA) Schmidt William L. (Acton MA), Method of packaging and powering integrated circuit chips and the chip assembly formed thereby.
  167. Smith Kenneth R. (Aloha OR) Johnston Kent H. (Beaverton OR) LaRue George S. (Beaverton OR) Mueller Robert A. (Portland OR) Tabor Steven A. (Aptos CA), Method of packaging integrated circuit chips, and integrated circuit package.
  168. Ootsuki Hideaki (Amagasaki JPX) Takada Mitsuyuki (Amagasaki JPX) Kokogawa Toru (Amagasaki JPX) Takasago Hayato (Amagasaki JPX), Method of packaging semiconductor device.
  169. van de Pas Hermanus A. (Nijmegen NLX) Knobbout Huibert A. (Nijmegen NLX), Method of providing raised electrical contacts on electronic microcircuits.
  170. Fendley Richard L. (Indianapolis IN) Hoenig Gerhard E. (Indianapolis IN) Poehlmann George (Indianapolis IN) Prendergast ; Jr. John M. (Indianapolis IN), Methods of solid-phase bonding mating members through an interposed pre-shaped compliant medium.
  171. Bongianni Wayne L. (408 Colleen Ct. Los Alamos NM 87544), Microminiature coaxial cable and methods manufacture.
  172. Hernandez Jorge M. (Mesa AZ) Simpson Scott (Woodstock CT), Molded integrated circuit package incorporating heat sink.
  173. Mehta Mahendra C. (Palm Beach Gardens FL), Mounting of semiconductor chips on a plastic substrate.
  174. Thevenin Gilles (14d rue RenCoty 71100 Chalon-sur-Saone FRX), Mounting panel for removable elements.
  175. Yamamoto Tsuyoshi (Yokohama JPX) Okada Nobuhide (Kawasaki JPX) Kawamura Yasuo (Hachioji JPX), Mounting structure of flat-lead package-type electronic component.
  176. Mowatt Larry J. (Allen TX) Walter David (Richardson TX), Multi-chip integrated circuit module.
  177. Mowatt Larry J. (Allen TX) Walter David (Richardson TX), Multi-chip integrated circuit module and method for fabrication thereof.
  178. Sparks, Steve E.; Edwards, Darvin R.; Heinen, Katherine G., Multi-chip module testing.
  179. Zimmerman ; Jr. John A. (Hershey PA) Paullus Clarence L. (Lewisberry PA), Multi-contact connector for ceramic substrate packages and the like.
  180. DiStefano Thomas H. (Bronxville NY) Khandros Igor Y. (Peekskill NY) Grube Gary W. (Monroe NY), Multi-layer circuit construction methods with customization features.
  181. Eichelberger Charles W. (Schenectady NY) Wojnarowski Robert J. (Ballston Lake NY), Multichip integrated circuit packaging method.
  182. Massaron Laurence I. (Santa Monica CA), Multilayer overlay interconnect for high-density packaging of circuit elements.
  183. Reid Gilbert R. (Norristown PA), Multiple solder pre-form with non-fusible web.
  184. Jackson Jeffery E. (Kirkland WA), Noble metal plated wire and terminal assembly, and method of making the same.
  185. Elder Richard A. (Dallas TX) Johnson Randy (Carrollton TX) Frew Dean L. (Garland TX) Wilson Arthur M. (Dallas TX), Non-destructive burn-in test socket for integrated circuit die.
  186. Roebuck Randal D. (Dallas TX) Rizzo Salvatore P. (Norwood MA), Non-destructive interconnect system for semiconductor devices.
  187. Melton Cynthia M. (Bolingbrook IL) Raleigh Carl J. (Cary IL) Scheifers Steven (Hoffman Estates IL), Noncollapsing multisolder interconnection.
  188. Hill William H. (Carlsbad CA) Cawelti Dale W. (Carlsbad CA), Orthogonal bonding method and equipment.
  189. Worp Nicolaas H. (Margate FL) Freyman Bruce J. (Plantation FL) Conrath Kurt C. (Lauderhill FL), Overmolded semiconductor package with anchoring means.
  190. Lin Paul T. (Austin TX) Wilson Howard P. (Austin TX), Pad array carrier IC device using flexible tape.
  191. Difrancesco Louis (31032 Hershey Wy Hayward CA 94544), Particle-enhanced joining of metal surfaces.
  192. Carey David H. (Austin TX) Whalen Barry H. (Austin TX), Peripheral to area adapter with protective bumper for an integrated circuit chip.
  193. Phelps ; Jr. Douglas W. (Burlington VT) Redmond Robert J. (Essex Junction VT) Ward William C. (Burlington VT), Peripheral/area wire bonding technique.
  194. Mu Albert T. (San Jose CA), Pin grid array package structure.
  195. Hirata Atsuomi (Nara JPX) Nakamura Yoshihiko (Nishinomiya JPX) Morii Kensaku (Takatsuki JPX), Plastic molded pin grid chip carrier package.
  196. Pai Deepak K. (Burnsville MN) Krinke Terrance A. (Roseville MN), Plated compliant lead.
  197. Pai Deepak K. (Burnsville MN) Krinke Terrance A. (Roseville MN), Plated compliant lead.
  198. Grabbe Dimitry G. (Lisbon Falls ME), Power, ground and decoupling structure for chip carriers.
  199. Pasch Nicholas F. (Pacifica CA), Preformed planar structures employing embedded conductors.
  200. Sado Ryoichi (Saitama JPX), Press-contact type interconnectors.
  201. Harris Guy (Carrollton TX) Callaway Duane (Grand Prairie TX) Shah Rajesh (Lewisville TX), Pressure differential downset.
  202. Enochs Raymond S. (Hillsboro OR), Pressure interconnect package for integrated circuits.
  203. Reding Bennett J. (Colorado Springs CO) McIver Chandler H. (Tempe AZ), Pretestable double-sided tab design.
  204. Driller Hubert (Schmitten DEX) Mang Paul (Schmitten DEX), Printed circuit board testing device with foil adapter.
  205. Tarzwell John W. (Phoenix AZ), Probe device for integrated circuit wafers.
  206. Tarzwell John W. (Scottsdale AZ) Tarzwell Patrick J. (Mesa AZ) Myers Theodore R. (Tempe AZ) Hyland Barry M. (Scottsdale AZ) Dahl John C. (Mesa AZ) Eddings Jack L. (Scottsdale AZ), Probe system for device and circuit testing.
  207. Desai Kamalesh S. (Wappingers Falls NY) Eggerding Carl L. (Wappingers Falls NY) Ferrante John A. (Sherman CT) Ricci Raymond (Wappingers Falls NY) Urfer Ernest N. (Hopewell Junction NY), Process and structure for minimizing delamination in the fabrication of multi-layer ceramic substrate.
  208. LoVasco Francis (Roxbury Township NJ) Oien Michael A. (Chatham Township ; both of Morris County NJ), Process for controlling solder joint geometry when surface mounting a leadless integrated circuit package on a substrate.
  209. Moeller Werner (Ulm DEX) von Luettichau Harald (Kirchheim-Oetlingen DEX), Process for encapsulating microelectronic semi-conductor and layer type circuits.
  210. Alfaro Rafael C. (The Colony TX) Howe Lau B. (Subanq Java MYX) Ramsey Thomas H. (Garland TX), Process for enhanced intermetallic growth in IC interconnections.
  211. Bridges William G. (Meriden CT) Armer Thomas A. (New Haven CT) Chang Kin-Shiung (Meriden CT), Process for manufacturing plastic pin grid arrays and the product produced thereby.
  212. Aoude Farid Y. (Wappingers NY) Cooper Emanuel I. (Riverdale NY) Duncombe Peter R. (Peekskill NY) Farooq Shaji (Hopewell Junction NY) Giess Edward A. (Purdys Station NY) Kim Young-Ho (Seoul NY KRX) Kn, Process for producing ceramic circuit structures having conductive vias.
  213. Behun John R. (Poughkeepsie NY) Miller William R. (Poughkeepsie NY) Newman Bert H. (Carmel NY) Yankowski Edward L. (Hyde Park NY), Process of fabricating a circuit package.
  214. Phy William S. (Los Altos Hills CA), Process of forming a compliant lead frame for array-type semiconductor packages.
  215. Yasuzato Tadao (Tokyo JPX) Sakurai Keizo (Tokyo JPX), Process of forming bump on electrode of semiconductor chip and apparatus used therefor.
  216. Quinn ; Daniel J. (Carrollton TX) Mulholland Wayne A. (Plano TX) Bond Robert H. (Carrollton TX) Olla Michael A. (Flower Mound TX) Cupples Jerry S. (Carrollton TX) Tsitovsky Ilya L. (Farmers Branch TX, Process of forming integrated circuits with contact pads in a standard array.
  217. Ibrahim Shawki S. (Lafayette IN) Elsner James E. (Lafayette IN), Process of making multi-layer ceramic package.
  218. Bednarz George A. (Plano TX) Smith Reginald W. (Arlington TX) Roeding Gretchen W. (Carrollton TX) Test Howard R. (Plano TX), Process of packaging a semiconductor device with reduced stress forces.
  219. Oettel Friedrich H. (Daytona Beach FL), Pyroelectric detector.
  220. Kobayashi Shiro (Hitachi JPX) Itoh Masahiko (Hitachi JPX) Minato Akira (Hitachi JPX), Resin packaged semiconductor device having a protective layer made of a metal-organic matter compound.
  221. Woith Blake F. (Orange CA) Crumly William R. (Anaheim CA) Linder Jacques F. (Rancho Palos Verdes CA), Rigid-flex circuits with raised features as IC test probes.
  222. Wang Tsing-Chow (San Jose CA) Liang Louis H. (Los Altos CA), Semi-conductor device interconnect package assembly for improved package performance.
  223. Grube Gary (Monroe NY) Khandros Igor (Peekskill NY) Mathieu Gaetan (Carmel NY), Semiconductor chip assemblies and components with pressure contact.
  224. Khandros Igor Y. (Peekskill NY) DiStefano Thomas H. (Bronxville NY), Semiconductor chip assemblies and methods of making same.
  225. Khandros Igor Y. (Peekskill NY) DiStefano Thomas H. (Bronxville NY), Semiconductor chip assemblies having interposer and flexible lead.
  226. Khandros Igor Y. (Peekskill NY) DiStefano Thomas H. (Bronxville NY), Semiconductor chip assemblies with face-up mounting and rear-surface connection to substrate.
  227. Khandros Igor Y. (Peekskill NY) DiStefano Thomas H. (Bronxville NY), Semiconductor chip assemblies with fan-in leads.
  228. Khandros Igor Y. (Peekskill NY) DiStefano Thomas H. (Bronxville NY), Semiconductor chip assemblies with fan-in leads.
  229. Lee James C. K. (Los Altos CA) Amdahl Gene M. (Atherton CA) Beck Richard L. (Cupertino CA) Quinn Robert F. (Cupertino CA) Sochor Jerzy R. (San Jose CA), Semiconductor chip interface.
  230. Burt Roy J. (Sunnyvale CA), Semiconductor chip mounting system.
  231. Sahara Kunizo (Tokyo JPX) Otsuka Kanji (Higashiyamato JPX) Ishida Hisashi (Higashiyamato JPX), Semiconductor device and process for producing the same.
  232. Otsuka Kanji (Higashiyamato JPX) Kato Masao (Hadano JPX) Kumagai Takashi (Isehara JPX) Usami Mitsuo (Ohme JPX) Kuroda Shigeo (Ohme JPX) Sahara Kunizo (Nishitama JPX) Yamada Takeo (Koganei JPX) Miyamo, Semiconductor device having leads for mounting to a surface of a printed circuit board.
  233. Okumura Katsuya (Yokohama JPX), Semiconductor device having stacking structure.
  234. Hutchison Robert V. (Oceanside CA), Semiconductor device package having lead frame structure with integral spring contacts.
  235. Distefano Thomas H. (Bronxville NY) Khandros Igor Y. (Peekskill NY) Mathiew Gaetan (Carmel NY) Sweis Jason (Ossining NY) Grange John (Red Hook NY) Grube Gary W. (Monroe NY), Semiconductor inner lead bonding tool.
  236. Kishida Satoru (Itami JPX), Semiconductor integrated circuit device.
  237. Saito Tamio (Tokyo JPX) Yosihara Kunio (Kawasaki JPX), Semiconductor integrated circuit device.
  238. Fukuta Masumi (Machida JPX) Narita Hisatoshi (Hino JPX), Semiconductor integrated circuit device having a multi-layered wiring board for ultra high speed connection.
  239. Hawkins George W. (Mesa AZ), Semiconductor package having leads that break-away from supports.
  240. Keryhuel Alain (Pavilly FRX) Meigne Christian (Barentin FRX), Semiconductor package with contact springs.
  241. Hebert David F. (Hayward CA), Semiconductor package with tape mounted die.
  242. Koenig Paul W. (Clyde NY), Semiconductor pellet assembly mounted on ceramic substrate.
  243. Grube Gary W. (Monroe NY) Mathieu Gaetan (Carmel NY) Sweis Jason (Ossining NY) Grange John A. (Cupertino CA), Shaped lead structure and method.
  244. Murphy James V. (Warwick RI), Socket terminal positioning method and construction.
  245. Schmidt Detlef W. (Schaumburg IL) Mussele Carl (Elgin IL) Moore Kevin D. (Schaumburg IL), Solder bump stretch device.
  246. Moore Kevin D. (Schaumburg IL) Stafford John W. (St. Charles IL) Walker Mauro (Lake Barrington IL), Solder bump transfer method.
  247. Beckham Keith F. (Newburgh NY) Kolman Anne E. (Wappingers Falls NY) McGuire Kathleen M. (Fishkill NY) Puttlitz Karl J. (Wappingers Falls NY) Quinones Horatio (Peekskill NY), Solder interconnection structure for joining semiconductor devices to substrates that have improved fatigue life, and pr.
  248. Agarwala Birendra N. (Hopewell Junction NY) Ahsan Aziz M. (Hopewell Junction NY) Bross Arthur (Poughkeepsie NY) Chadurjian Mark F. (Essex Junction VT) Koopman Nicholas G. (Hopewell Junction NY) Lee L, Solder mass having conductive encapsulating arrangement.
  249. Noschese Rocco (Wilton CT), Solder mounting of electrical contacts.
  250. Lauterbach John H. (Hudson FL) Ritchie Leon T. (Clearwater FL), Solder preforms in a cast array.
  251. Reid Lee R. (Plano TX), Solid state interconnection system for three dimensional integrated circuit structures.
  252. Walker George F. (New York NY) Zingher Arthur (White Plains NY), Spring array connector.
  253. Reymond Welles K. (Waterbury CT), Spring biased tapered contact elements for electrical connectors and integrated circuit packages.
  254. White William J. (Chelmsford MA) Ortolf James M. (Acton MA), Spring finger interconnect for IC chip carrier.
  255. Pommer Richard J. (El Toro CA) Chiechi John (Irvine CA), Spring grid array interconnection for active microelectronic elements.
  256. Cotues Paul W. (Yorktown Heights NY) Moskowitz Paul A. (Yorktown Heights NY) Murphy Philip (New Fairfield CT) Ritter Mark B. (Brookfield CT) Walker George F. (New York NY), Stepped electronic device package.
  257. Joshi Kailash C. (Endwell NY) Spaight Ronald N. (Vestal NY), Studded chip attachment process.
  258. Marks Robert (South Burlington VT) Phelps ; Jr. Douglas W. (Burlington VT) Ward William C. (Burlington VT), Substrate with multiple type connections.
  259. Hartman John E. (Painesville OH) Venaleck John T. (Madison OH), Surface mount compatible connector system with mechanical integrity.
  260. Simpson John P. (Apalachin NY), Surface mounted array strain relief device.
  261. Hingorany, Premkumar, Surface mounted system for leaded semiconductor devices.
  262. Goodman David S. (Mission Viejo CA) Oliver Leland W. (Santa Ana CA), Surface mounting connector.
  263. Scheingold William S. (Palmyra PA) Youngfleish Frank C. (Harrisburg PA), Surface to surface connector.
  264. Higgins ; III Leo M. (Austin TX) McShane Michael B. (Austin TX), TAB tape translator for use with semiconductor devices.
  265. Niki Kenichi (Amagasaki JPX) Kokogawa Toru (Amagasaki JPX) Takasago Hayato (Amagasaki JPX), Tape carrier for assembling an IC chip on a substrate.
  266. Jamison John W. (Palm Springs CA) Allen Robert E. (Mission Viejo CA), Test connector for electrical devices.
  267. Feigenbaum Haim (Irvine CA) Szalay John S. (Corona Del Mar CA) Woith Blake F. (Orange CA), Test probe for panel having an overlying protective member adjacent panel contacts.
  268. Congleton Helen (Huntington Beach CA) Slaton Carol L. (Irvine CA) Koudounaris Angelo (Hermosa Beach CA) Smith Gerald B. (Huntington Beach CA) Soto Vicente (Riverside CA), Testable ribbon bonding method and wedge bonding tool for microcircuit device fabrication.
  269. Rostoker Michael D. (San Jose CA) Dangelo Carlos (San Jose CA) Koford James (San Jose CA), Testing and exercising individual, unsingulated dies on a wafer.
  270. Estes Howard S. (Houston TX), Thermally reactive lead assembly and method for making same.
  271. Wilby John L. (Ottawa CAX), Thick film packages with common wafer aperture placement.
  272. Fujitsu Takao (Kanagawa JPX), Thin semiconductor integrated circuit device assembly.
  273. Frew Dean L. (Garland TX) Kressley Mark A. (Richardson TX) Wilson Arthur M. (Richardson TX) Miller Juanita G. (Richardson TX) Hecker ; Jr. Philip E. (Garland TX) Drumm James (Crystal Lake IL) Johnson, Three dimensional assembly of integrated circuit chips.
  274. Chiu Anthony M. (Richardson TX), Three dimensional multi-chip module with integral heat sink.
  275. Freyman Bruce J. (N. Lauderdale FL) Dorinski Dale (Coral Springs FL) Shurboff John (Coral Springs FL), Ultra high density pad array chip carrier.
  276. Crane ; Jr. Stanford W. (Cincinnati OH), Ultra-high density electrical interconnect system.
  277. Agarwala Birendra N. (Wappingers Falls NY) Palmateer Paul H. (Wappingers Falls NY) Shih Da-Yuan (Poughkeepsie NY), Use of tapered head pin design to improve the stress distribution in the braze joint.
  278. Schuck David B. (Escondido CA), VLSI Packaging system.
  279. Chiu Anthony M. (Richardson TX), Vertical lead-on-chip package.
  280. Aoude Farid Y. (Wappingers NY) Cooper Emanuel I. (Riverdale NY) Duncombe Peter R. (Peekskill NY) Farooq Shaji (Hopewell Junction NY) Giess Edward A. (Purdys Station NY) Kim Young-Ho (Seoul NY KRX) Kn, Via paste compositions and use thereof to form conductive vias in circuitized ceramic substrates.
  281. Gliga Alexandru S. (San Jose CA), Weakening wire supplied through a wire bonder.
  282. Terakado Yoshimitsu (Tokyo) Yamazaki Nobuto (Tokyo JPX), Wire bonding method.
  283. Kobayashi Hiroaki (Yokohama JPX), Wire bonding method and device.
  284. Okikawa Susumu (Ohme JPX) Tanimoto Michio (Kokubunji JPX), Wire-bonding method, wire-bonding apparatus, and semiconductor device produced by the wire-bonding method.

이 특허를 인용한 특허 (124)

  1. Strid, Eric; Gleason, K. Reed, Active wafer probe.
  2. Strid,Eric; Gleason,K. Reed, Active wafer probe.
  3. Gabbianelli, Gianfranco; Ashley, Richard D.; Malczewski, Victor J., Apparatus and method for welding aluminum tubes.
  4. Liu, Hongwei, Approaches for fluxless soldering.
  5. Schick, David Edward; Morrison, Dean William; Cui, Yan; Johnston, Bill Damon; Kottilingam, Srikanth Chandrudu, Brazing process, braze arrangement, and brazed article.
  6. Strid, Eric; Campbell, Richard, Calibration structures for differential signal probing.
  7. Chen, Richard T.; Kruglick, Ezekiel J. J.; Bang, Christopher A.; Smalley, Dennis R.; Lembrikov, Pavel B., Cantilever microprobes for contacting electronic components and methods for making such probes.
  8. Chen, Richard T.; Kruglick, Ezekiel J.; Bang, Christopher A.; Smalley, Dennis R.; Lembrikov, Pavel B., Cantilever microprobes for contacting electronic components and methods for making such probes.
  9. Chen,Richard T.; Kruglick,Ezekiel J. J.; Bang,Christopher A.; Smalley,Dennis R.; Lembrikov,Pavel B., Cantilever microprobes for contacting electronic components and methods for making such probes.
  10. Chang Sung Chul ; Khandros Igor Y. ; Smith William D., Chip-scale carrier for semiconductor devices including mounted spring contacts.
  11. Kirby,Kyle K.; Farnworth,Warren M.; Wark,James M.; Hiatt,William M.; Hembree,David R.; Wood,Alan G., Compliant contact pin assembly and card system.
  12. Kirby,Kyle K.; Farnworth,Warren M.; Wark,James M.; Hiatt,William M.; Hembree,David R.; Wood,Alan G., Compliant contact pin assembly and card system.
  13. Kirby,Kyle K.; Farnworth,Warren M.; Wark,James M.; Hiatt,William M.; Hembree,David R.; Wood,Alan G., Compliant contact pin assembly, card system and methods thereof.
  14. Kirby,Kyle K.; Farnworth,Warren M.; Wark,James M.; Hiatt,William M.; Hembree,David R.; Wood,Alan G., Compliant contact pin test assembly and methods thereof.
  15. Mok, Sammy; Chong, Fu Chiung, Construction structures and manufacturing processes for integrated circuit wafer probe card assemblies.
  16. Eldridge, Benjamin N.; Dozier, II, Thomas H.; Khandros, Igor Y.; Mathieu, Gaetan L.; Smith, William D., Contact carriers (tiles) for populating larger substrates with spring contacts.
  17. Eldridge,Benjamin N.; Dozier, II,Thomas H.; Khandros,Igor Y.; Mathieu,Gaetan L.; Smith,William D., Contact carriers (tiles) for populating larger substrates with spring contacts.
  18. Kirby,Kyle K.; Farnworth,Warren M.; Wark,James M.; Hiatt,William M.; Hembree,David R.; Wood,Alan G., Contact pin assembly and contactor card.
  19. Mistry, Maheshchandr; Main, Christopher, Diebond strip.
  20. Mistry,Maheshchandra; Main,Christopher, Diebond strip.
  21. Campbell, Richard; Strid, Eric W.; Andrews, Mike, Differential signal probe with integral balun.
  22. Strid, Eric; Campbell, Richard, Differential signal probing system.
  23. Campbell, Richard L.; Andrews, Michael, Differential waveguide probe.
  24. Burcham, Terry; McCann, Peter; Jones, Rod, Double sided probing structures.
  25. Burcham,Terry; McCann,Peter; Jones,Rod, Double sided probing structures.
  26. Farnworth,Warren M.; Hiatt,William M.; Watkins,Charles M., Electrical contacts with dielectric cores.
  27. Arana,Leonel R.; Heck,John, Electrically-isolated interconnects and seal rings in packages using a solder preform.
  28. Cohen, Adam L.; Kumar, Ananda H.; Lockard, Michael S.; Smalley, Dennis R., Electrochemical fabrication process for forming multilayer multimaterial microprobe structures.
  29. Cohen, Adam L.; Kumar, Ananda H.; Lockard, Michael S.; Smalley, Dennis R., Electrochemical fabrication process for forming multilayer multimaterial microprobe structures.
  30. Arat,Vacit; Cohen,Adam L.; Smalley,Dennis R.; Kruglick,Ezekiel J. J.; Chen,Richard T.; Kim,Kieun, Electrochemically fabricated microprobes.
  31. Haemer,Joseph Michael; Chong,Fu Chiung; Modlin,Douglas N., Enhanced compliant probe card systems having improved planarity.
  32. Mok,Sammy; Chong,Fu Chiung; Milter,Roman, Enhanced stress metal spring contactor.
  33. Bruzewicz, Derek A.; Boncheva-Bettex, Mila; Whitesides, George M.; Siegel, Adam; Weibel, Douglas B.; Shevkoplyas, Sergey S.; Martinez, Andres, Fabrication of conductive pathways, microcircuits and microstructures in microfluidic networks.
  34. Cohen, Adam L.; Arat, Vacit; Lockard, Michael S.; Bang, Christopher A.; Lembrikov, Pavel B., Fabrication process for co-fabricating multilayer probe array and a space transformer.
  35. Eldridge, Benjamin N.; Khandros, Igor Y., Fan out of interconnect elements attached to semiconductor wafer.
  36. Dani, Ashay A.; Houle, Sabina J.; Rumer, Christopher L.; Fitzgerald, Thomas J, Heat dissipating device with preselected designed interface for thermal interface materials.
  37. Dani, Ashay A.; Houle, Sabina J.; Rumer, Christopher L.; Fitzgerald, Thomas J, Heat dissipating device with preselected designed interface for thermal interface materials.
  38. Houle, Sabina J.; Deppisch, Carl, Heat sink with preattached thermal interface material and method of making same.
  39. Houle,Sabina J.; Deppisch,Carl, Heat sink with preattached thermal interface material and method of making same.
  40. Lemke, Timothy A.; Houtz, Timothy W., High density connector and method of manufacture.
  41. Lemke,Timothy A.; Houtz,Timothy W., High density connector and method of manufacture.
  42. Bottoms, Wilmer R.; Chong, Fu Chiung; Mok, Sammy; Modlin, Douglas, High density interconnect system for IC packages and interconnect assemblies.
  43. Chong, Fu Chiung; Kao, Andrew; McKay, Douglas; Litza, Anna; Modlin, Douglas; Mok, Sammy; Parekh, Nitin; Swiatowiec, Frank John; Shan, Zhaohui, High density interconnect system having rapid fabrication cycle.
  44. Chong, Fu Chiung; Kao, Andrew; McKay, Douglas; Litza, Anna; Modlin, Douglas; Mok, Sammy; Parekh, Nitin; Swiatowiec, Frank John; Shan, Zhaohui, High density interconnect system having rapid fabrication cycle.
  45. Chong,Fu Chiung; Kao,Andrew; McKay,Douglas; Litza,Anna; Modlin,Douglas; Mok,Sammy; Parekh,Nitin; Swiatowiec,Frank John; Shan,Zhaohui, High density interconnect system having rapid fabrication cycle.
  46. Andrews, Peter; Hess, David; New, Robert, Interface for testing semiconductors.
  47. Tervo,Paul A.; Cowan,Clarence E., Low-current pogo probe card.
  48. Tervo,Paul A.; Cowan,Clarence E., Low-current pogo probe card.
  49. Schwindt,Randy J., Low-current probe card.
  50. Chong, Fu Chiung; Mok, Sammy, Massively parallel interface for electronic circuit.
  51. Chong,Fu Chiung; Mok,Sammy, Massively parallel interface for electronic circuit.
  52. Chong,Fu Chiung; Mok,Sammy, Massively parallel interface for electronic circuit.
  53. Gleason, K. Reed; Bayne, Michael A.; Smith, Kenneth; Lesher, Timothy; Koxxy, Martin, Membrane probing method using improved contact.
  54. Gleason, Reed; Bayne, Michael A.; Smith, Kenneth; Lesher, Timothy; Koxxy, Martin, Membrane probing method using improved contact.
  55. Gleason, K. Reed; Smith, Kenneth R.; Bayne, Mike, Membrane probing structure with laterally scrubbing contacts.
  56. Gleason, Reed; Bayne, Michael A.; Smith, Kenneth; Lesher, Timothy; Koxxy, Martin, Membrane probing system.
  57. Gleason,Reed; Bayne,Michael A.; Smith,Kenneth; Lesher,Timothy; Koxxy,Martin, Membrane probing system.
  58. Gleason,Reed; Bayne,Michael A.; Smith,Kenneth; Lesher,Timothy; Koxxy,Martin, Membrane probing system.
  59. Smith,Kenneth; Gleason,Reed, Membrane probing system.
  60. Smith,Kenneth; Gleason,Reed, Membrane probing system.
  61. Tervo,Paul A.; Smith,Kenneth R.; Cowan,Clarence E.; Dauphinais,Mike P.; Koxxy,Martin J., Membrane probing system.
  62. Tervo,Paul A.; Smith,Kenneth R.; Cowan,Clarence E.; Dauphinais,Mike P.; Koxxy,Martin J., Membrane probing system.
  63. Gleason, K. Reed; Smith, Kenneth R.; Bayne, Mike, Membrane probing system with local contact scrub.
  64. Gleason,K. Reed; Smith,Kenneth R.; Bayne,Mike, Membrane probing system with local contact scrub.
  65. Chiang Chia-Tsuan,TWX, Method and circuit board for assembling electronic devices.
  66. Gleason,Reed; Bayne,Michael A.; Smith,Kenneth, Method for constructing a membrane probe using a depression.
  67. Arunasalam, Parthiban; Bhopte, Siddharth; Ojeda, Sr., Joe Albert, Method for making a solder joint.
  68. Hayden, Leonard; Martin, John; Andrews, Mike, Method of assembling a wafer probe.
  69. Gleason, Reed; Bayne, Michael A.; Smith, Kenneth, Method of constructing a membrane probe.
  70. Kim,Kieun; Cohen,Adam L.; Larsen,Willa M.; Chen,Richard T.; Kumar,Ananda H.; Kruglick,Ezekiel J. J.; Arat,Vacit; Zhang,Gang; Lockard,Michael S., Method of making a contact.
  71. Kirby,Kyle K.; Farnworth,Warren M.; Wark,James M.; Hiatt,William M.; Hembree,David R.; Wood,Alan G., Method of making contact pin card system.
  72. Smith, Kenneth R., Method of replacing an existing contact of a wafer probing assembly.
  73. Derderian, James M., Methods for assembling semiconductor devices in stacked arrangements by positioning spacers therebetween.
  74. Chen, Richard T.; Kruglick, Ezekiel J. J.; Bang, Christopher A.; Smalley, Dennis R.; Lembrikov, Pavel B., Methods of creating probe structures from a plurality of planar layers.
  75. Chen, Richard T.; Kruglick, Ezekiel J. J.; Bang, Christopher A.; Smalley, Dennis R.; Lembrikov, Pavel B., Methods of creating probe structures from a plurality of planar layers.
  76. Chen, Richard T.; Kruglick, Ezekiel J. J.; Bang, Christopher A.; Smalley, Dennis R.; Lembrikov, Pavel B., Methods of creating probe structures from a plurality of planar layers.
  77. Kirby,Kyle K.; Farnworth,Warren M.; Wark,James M.; Hiatt,William M.; Hembree,David R.; Wood,Alan G., Methods of forming a contact pin assembly.
  78. Kim,Kieun; Cohen,Adam L.; Larsen,Willa M.; Chen,Richard T.; Kumar,Ananda H.; Kruglick,Ezekiel J. J.; Arat,Vacit; Zhang,Gang; Lockard,Michael S., Microprobe tips and methods for making.
  79. Kim,Kieun; Cohen,Adam L.; Larsen,Willa M.; Chen,Richard T.; Kumar,Ananda H.; Kruglick,Ezekiel J. J.; Arat,Vacit; Zhang,Gang; Lockard,Michael S.; Bang,Christopher A., Microprobe tips and methods for making.
  80. Houle,Sabina J.; Dani,Ashay A., Multi-layer polymer-solder hybrid thermal interface material for integrated heat spreader and method of making same.
  81. Wu, Ming Ting; Larsen, III, Rulon Joseph; Kim, Young; Kim, Kieun; Cohen, Adam L.; Kumar, Ananda H.; Lockard, Michael S.; Smalley, Dennis R., Multi-layer, multi-material fabrication methods for producing micro-scale and millimeter-scale devices with enhanced electrical and/or mechanical properties.
  82. Wu, Ming Ting; Larsen, III, Rulon J.; Kim, Young; Kim, Kieun; Cohen, Adam L.; Kumar, Ananda H.; Lockard, Michael S.; Smalley, Dennis R., Multi-layer, multi-material micro-scale and millimeter-scale devices with enhanced electrical and/or mechanical properties.
  83. Wu, Ming Ting; Larsen, III, Rulon J.; Kim, Young; Kim, Kieun; Cohen, Adam L.; Kumar, Ananda H.; Lockard, Michael S.; Smalley, Dennis R., Multi-layer, multi-material micro-scale and millimeter-scale devices with enhanced electrical and/or mechanical properties.
  84. Strid,Eric; Campbell,Richard, On-wafer test structures for differential signals.
  85. Tervo,Paul A.; Cowan,Clarence E., POGO probe card for low current measurements.
  86. Fisch, David Edward, Packaged microelectronic elements having blind vias for heat dissipation.
  87. Fisch, David Edward, Packaged microelectronic elements having blind vias for heat dissipation.
  88. Chen, Richard T.; Kruglick, Ezekiel J. J.; Bang, Christopher A.; Smalley, Dennis R.; Lembrikov, Pavel B., Probe devices formed from multiple planar layers of structural material with tip regions formed from one or more intermediate planar layers.
  89. Hayden,Leonard; Rumbaugh,Scott; Andrews,Mike, Probe for combined signals.
  90. Hayden,Leonard; Rumbaugh,Scott; Andrews,Mike, Probe for combined signals.
  91. Hayden,Leonard; Rumbaugh,Scott; Andrews,Mike, Probe for combined signals.
  92. Hayden,Leonard; Rumbaugh,Scott; Andrews,Mike, Probe for combined signals.
  93. Hayden,Leonard; Rumbaugh,Scott; Andrews,Mike, Probe for combined signals.
  94. Campbell,Richard L.; Andrews,Michael; Bui,Lynh, Probe for high frequency signals.
  95. Gleason,K. Reed; Lesher,Tim; Strid,Eric W.; Andrews,Mike; Martin,John; Dunklee,John; Hayden,Leonard; Safwat,Amr M. E., Probe for testing a device under test.
  96. Smith, Kenneth; Jolley, Michael; Van Syckel, Victoria, Probe head having a membrane suspended probe.
  97. Smith,Kenneth; Jolley,Michael; Van Syckel,Victoria, Probe head having a membrane suspended probe.
  98. Schwindt,Randy, Probe holder for testing of a test device.
  99. Smith, Kenneth R.; Hayward, Roger, Probing apparatus with impedance optimized interface.
  100. Smith, Kenneth R., Replaceable coupon for a probing apparatus.
  101. Gleason,K. Reed; Lesher,Tim; Strid,Eric W.; Andrews,Mike; Martin,John; Dunklee,John; Hayden,Leonard; Safwat,Amr M. E., Shielded probe for high-frequency testing of a device under test.
  102. Gleason, K. Reed; Lesher, Tim; Strid, Eric W.; Andrews, Mike; Martin, John; Dunklee, John; Hayden, Leonard; Safwat, Amr M. E., Shielded probe for testing a device under test.
  103. Gleason,K. Reed; Lesher,Tim; Andrews,Mike; Martin,John, Shielded probe for testing a device under test.
  104. Gleason,K. Reed; Lesher,Tim; Andrews,Mike; Martin,John, Shielded probe for testing a device under test.
  105. Gleason,K. Reed; Lesher,Tim; Andrews,Mike; Martin,John, Shielded probe for testing a device under test.
  106. Gleason,K. Reed; Lesher,Tim; Andrews,Mike; Martin,John, Shielded probe for testing a device under test.
  107. Gleason,K. Reed; Lesher,Tim; Strid,Eric W.; Andrews,Mike; Martin,John; Dunklee,John; Hayden,Leonard; Safwat,Amr M. E., Shielded probe for testing a device under test.
  108. Gleason,K. Reed; Lesher,Tim; Strid,Eric W.; Andrews,Mike; Martin,John; Dunklee,John; Hayden,Leonard; Safwat,Amr M. E., Shielded probe for testing a device under test.
  109. Gleason,K. Reed; Lesher,Tim; Strid,Eric W.; Andrews,Mike; Martin,John; Dunklee,John; Hayden,Leonard; Safwat,Amr M. E., Shielded probe with low contact resistance for testing a device under test.
  110. Pattanaik Surya ; Reiley Timothy C. ; Simmons Randall G., Solder balltape and method for making electrical connection between a head transducer and an electrical lead.
  111. Hartnett, Amanda M.; Socha, Paul, Solder preform.
  112. Andrews, Peter; Hess, David, System for testing semiconductors.
  113. Mok, Sammy; Chong, Fu Chiung, Systems for testing and packaging integrated circuits.
  114. Mok, Sammy; Chong, Fu Chiung; Milter, Roman, Systems for testing and packaging integrated circuits.
  115. Campbell, Richard, Test structure and probe for differential signals.
  116. Campbell,Richard, Test structure and probe for differential signals.
  117. Chen, Richard T.; Arat, Vacit; Folk, Chris; Cohen, Adam L., Two-part microprobes for contacting electronic components and methods for making such probes.
  118. Too, Seah Sun; Liau, Hsiang Wan; Kirkland, Janet; Tan, Tek Seng; Touzelbaev, Maxat; Master, Raj N., Void reduction in indium thermal interface material.
  119. Hayden, Leonard; Martin, John; Andrews, Mike, Wafer probe.
  120. Hayden,Leonard; Martin,John; Andrews,Mike, Wafer probe.
  121. Hayden,Leonard; Martin,John; Andrews,Mike, Wafer probe.
  122. Hayden,Leonard; Martin,John; Andrews,Mike, Wafer probe.
  123. Gabbianelli, Gianfranco; Ashley, Richard D.; Malczewski, Victor J., Welding material and method without carrier.
  124. Campbell, Richard, Wideband active-passive differential signal probe.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로