$\require{mediawiki-texvc}$
  • 검색어에 아래의 연산자를 사용하시면 더 정확한 검색결과를 얻을 수 있습니다.
  • 검색연산자
검색연산자 기능 검색시 예
() 우선순위가 가장 높은 연산자 예1) (나노 (기계 | machine))
공백 두 개의 검색어(식)을 모두 포함하고 있는 문서 검색 예1) (나노 기계)
예2) 나노 장영실
| 두 개의 검색어(식) 중 하나 이상 포함하고 있는 문서 검색 예1) (줄기세포 | 면역)
예2) 줄기세포 | 장영실
! NOT 이후에 있는 검색어가 포함된 문서는 제외 예1) (황금 !백금)
예2) !image
* 검색어의 *란에 0개 이상의 임의의 문자가 포함된 문서 검색 예) semi*
"" 따옴표 내의 구문과 완전히 일치하는 문서만 검색 예) "Transform and Quantization"

특허 상세정보

Multi-tasking sequencer for a TDMA burst mode controller

국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판) H04Q-007/30    H04Q-007/32   
미국특허분류(USC) 370/280 ; 370/294 ; 370/337
출원번호 US-0621266 (1996-03-21)
발명자 / 주소
출원인 / 주소
대리인 / 주소
    Skjerven, Morrill, MacPherson, Franklin & FranklinOgonowsky
인용정보 피인용 횟수 : 58  인용 특허 : 1
초록

A multi-tasking, dynamically controlled micro-sequencer for use in a TDMA communication system is described. Rather than the output of the sequencer being solely a linear sequence of instructions in a microcode RAM, the output of the sequencer is augmented by an output of finite state machines (FSMs) providing a sequence of control codes. The FSMs provide control signals for building a slot in accordance with a specific protocol. The sequencer core provides enabling signals to the FSMs to enable the proper FSM depending upon the mode of the transceiver. ...

대표
청구항

[ What is claimed is:] [1.] A system for use in TDMA communication network, said network transmitting and receiving bursts of data within time slots, said data in a slot being arranged in accordance with one or more protocols, said system including a sequencer comprising:a microcode memory;a logic device connected to an output of said microcode memory; andone or more state machines for generating control sequences, predetermined by said one or more state machines, in accordance with said protocols, said one or more of said state machines being selectivel...

이 특허를 인용한 특허 피인용횟수: 58

  1. Ramchandran, Amit. Adaptable datapath for a digital processing system. USP2013028380884.
  2. Ramchandran, Amit. Adaptable datapath for a digital processing system. USP2015049015352.
  3. Ramchandran, Amit. Adaptable datapath for a digital processing system. USP2014048706916.
  4. Ramchandran, Amit. Adaptable datapath for a digital processing system. USP2009107606943.
  5. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter J.. Adaptive integrated circuitry with heterogeneous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements. USP2015109164952.
  6. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter J.. Adaptive integrated circuitry with heterogeneous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements. USP2013098543795.
  7. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter James. Adaptive integrated circuitry with heterogeneous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements. USP2013098533431.
  8. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter James. Adaptive integrated circuitry with heterogenous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements. USP2013098543794.
  9. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter James. Adaptive processor for performing an operation with simple and complex units each comprising configurably interconnected heterogeneous elements. USP2013018356161.
  10. Master, Paul L.; Uvacek, Bohumir. Apparatus and method for adaptive multimedia reception and transmission in communication environments. USP2015049002998.
  11. Master, Paul L.; Smith, Stephen J.; Watson, John. Apparatus, method, system and executable module for configuration and operation of adaptive integrated circuitry having fixed, application specific computational elements. USP2016059330058.
  12. Master, Paul L.; Smith, Stephen J.; Watson, John. Apparatus, method, system and executable module for configuration and operation of adaptive integrated circuitry having fixed, application specific computational elements. USP2014118880849.
  13. Master, Paul L.; Smith, Stephen J.; Watson, John. Apparatus, method, system and executable module for configuration and operation of adaptive integrated circuitry having fixed, application specific computational elements. USP2012088250339.
  14. Master, Paul L.; Smith, Stephen J.; Watson, John. Apparatus, system and method for configuration of adaptive integrated circuitry having fixed, application specific computational elements. USP2017039594723.
  15. Master, Paul L.; Smith, Stephen J.; Watson, John. Apparatus, system and method for configuration of adaptive integrated circuitry having heterogeneous computational elements. USP2012078225073.
  16. Heidari, Ghobad; Chang, Kuor Hsin; Master, Paul L.; Hogenauer, Eugene B.; Scheuermann, Walter James. Communications module, device, and method for implementing a system acquisition function. USP2009117620097.
  17. Master,Paul L.; Scheuermann,W. James. Configurable finite state machine for operation of microinstruction providing execution enable control value. USP2007067231508.
  18. Master, Paul L.; Watson, John. Configurable hardware based digital imaging apparatus. USP2009107609297.
  19. Scheuermann, W. James; Hogenauer, Eugene B.. Control node for multi-core system. USP20190110185502.
  20. Beard, Timothy Giles; Cooper, David Edward. Extended dynamic resource allocation in packet data transfer. USP2005106952413.
  21. Beard,Timothy Giles; Cooper,David Edward. Extended dynamic resource allocation in packet data transfer. USP2006057046656.
  22. Beard,Timothy Giles; Cooper,David Edward. Extended dynamic resource allocation in packet data transfer. USP2006067058041.
  23. Furtek, Frederick Curtis; Master, Paul L.. External memory controller. USP2012098266388.
  24. Furtek, Frederick Curtis; Master, Paul L.. External memory controller node. USP2014078769214.
  25. Furtek, Fredrick Curtis; Master, Paul L.. External memory controller node. USP2011077984247.
  26. Furtek, Fredrick Curtis; Master, Paul L.. External memory controller node. USP2011077979646.
  27. Scheuermann,Walter James. Hardware implementation of the secure hash standard. USP2009027489779.
  28. Scheuermann, W. James; Hogenauer, Eugene B.. Hardware task manager. USP2017059665397.
  29. Scheuermann, W. James; Hogenauer, Eugene B.. Hardware task manager. USP2012068200799.
  30. Scheuermann, W. James; Hogenauer, Eugene B.. Hardware task manager. USP2010017653710.
  31. Scheuermann, W. James; Hogenauer, Eugene B.. Hardware task manager. USP2014078782196.
  32. Sambhwani, Sharad; Heidari, Ghobad. Low I/O bandwidth method and system for implementing detection and identification of scrambling codes. USP2013058442096.
  33. Sambhwani, Sharad; Heidari, Ghobad. Low I/O bandwidth method and system for implementing detection and identification of scrambling codes. USP2010027668229.
  34. Sambhwani,Sharad; Heidari,Ghobad. Low I/O bandwidth method and system for implementing detection and identification of scrambling codes. USP2009037512173.
  35. Master, Paul L.. Method and system for achieving individualized protected space in an operating system. USP2010027660984.
  36. Master, Paul L.. Method and system for creating and programming an adaptive computing engine. USP2011017865847.
  37. Plunkett, Robert T.; Heidari, Ghobad; Master, Paul L.. Method and system for managing hardware resources to implement system functions using an adaptive computing architecture. USP2015059037834.
  38. Plunkett, Robert T.; Heidari, Ghobad; Master, Paul L.. Method and system for managing hardware resources to implement system functions using an adaptive computing architecture. USP2016079396161.
  39. Plunkett, Robert T.; Heidari, Ghobad; Master, Paul L.. Method and system for managing hardware resources to implement system functions using an adaptive computing architecture. USP2013118589660.
  40. Plunkett, Robert T.; Heidari, Ghobad; Master, Paul L.. Method and system for managing hardware resources to implement system functions using an adaptive computing architecture. USP2010077752419.
  41. Scheuermann, W. James. Method and system for reconfigurable channel coding. USP2014078767804.
  42. Scheuermann, W. James. Method and system for reconfigurable channel coding. USP2012088249135.
  43. Scheuermann, W. James. Method and system for reconfigurable channel coding. USP2010107809050.
  44. Scheuermann, W. James. Method and system for reconfigurable channel coding. USP2010107822109.
  45. Master,Paul L.; Hogenauer,Eugene; Wu,Bicheng William; Chuang,Dan MingLun; Freeman Benson,Bjorn. Method, system and program for developing and scheduling adaptive integrated circuity and corresponding control or configuration information. USP2009017478031.
  46. Weigand, David. Microsequencer microcode bank switched architecture. USP2005076917608.
  47. Weigand, David. Microwire dynamic sequencer pipeline stall. USP2005116963554.
  48. Narasimhan, Ravi. Multicarrier transmit diversity. USP2009087577085.
  49. Narasimhan, Ravi. Multicarrier transmit diversity. USP2017049614605.
  50. Narasimhan, Ravi. Multicarrier transmit diversity. USP2014078767523.
  51. Hill Gregory A.. Multiport data buffer having multi level caching wherein each data port has a FIFO buffer coupled thereto. USP2000076088744.
  52. Master, Paul L.. Profiling of software and circuit designs utilizing data operation analyses. USP2012098276135.
  53. Master,Paul L.; Watson,John. Storage and delivery of device features. USP2009027493375.
  54. Master, Paul L.; Watson, John. System for adapting device standards after manufacture. USP2009107602740.
  55. Master, Paul L.; Watson, John. System for authorizing functionality in adaptable hardware devices. USP201109E042743.
  56. Katragadda, Ramana; Spoltore, Paul; Howard, Ric. Task definition for specifying resource requirements. USP2012018108656.
  57. Loukianov Dmitrii. Versatile time division multiple access slot assignment unit. USP2001066249526.
  58. Loukianov, Dmitril. Versatile time division multiple access slot assignment unit. USP2003066580730.