$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Method of manufacturing multilayer printed wiring board 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • H01K-003/10
출원번호 US-0768426 (1996-12-18)
우선권정보 JP-0222281 (1996-08-23)
발명자 / 주소
  • Isoda Satoshi,JPX
  • Iwasaki Yasuhiro,JPX
  • Fukuzato Kenshirou,JPX
  • Zama Tsutomu,JPX
  • Noguchi Koichi,JPX
  • Okamura Toshiro,JPX
  • Yokoyama Hiroyoshi,JPX
  • Matuda Youiti,JPX
출원인 / 주소
  • Hitachi AIC Inc., JPX
대리인 / 주소
    Blakely Sokoloff Taylor & Zafman
인용정보 피인용 횟수 : 115  인용 특허 : 0

초록

In a method of manufacturing a multilayer printed wiring board including an internal wiring circuit formed on a board, an insulating resin layer formed on the internal wiring circuit, a blind hole formed in the insulating resin layer and communicating with the internal wiring circuit, and a conducti

대표청구항

[ What is claimed is:] [1.] A method of manufacturing a multilayer printed wiring board including an internal wiring circuit formed on a board, an insulating resin layer formed on the internal wiring circuit, a blind hole formed in the insulating resin layer and communicating with the internal wirin

이 특허를 인용한 특허 (115)

  1. Kuo, Bob Shih-Wei, Blind via capture pad structure.
  2. Kuo, Bob Shih-Wei, Blind via capture pad structure fabrication method.
  3. Huemoeller, Ronald Patrick; Rusli, Sukianto; Hiner, David Jon, Buildup dielectric and metallization process and semiconductor package.
  4. Huemoeller, Ronald Patrick; Rusli, Sukianto; Hiner, David Jon, Buildup dielectric layer having metallization pattern semiconductor package fabrication method.
  5. Huemoeller, Ronald Patrick; Rusli, Sukianto; Hiner, David Jon, Buildup dielectric layer having metallization pattern semiconductor package fabrication method.
  6. Huemoeller, Ronald Patrick; Rusli, Sukianto, Circuit-on-foil process for manufacturing a laminated semiconductor package substrate having embedded conductive patterns.
  7. Huemoeller,Ronald Patrick; Rusli,Sukianto, Circuit-on-foil process for manufacturing a laminated semiconductor package substrate having embedded conductive patterns.
  8. St. Amand, Roger D., Column and stacking balls package fabrication method and structure.
  9. Darveaux, Robert Francis; Dunlap, Brett Arnold; Huemoeller, Ronald Patrick, Electronic component package fabrication method and structure.
  10. Darveaux, Robert Francis; Dunlap, Brett Arnold; Huemoeller, Ronald Patrick, Electronic component package fabrication method and structure.
  11. Huemoeller, Ronald Patrick; Rusli, Sukianto; Hiner, David Jon; Karim, Nozad Osman, Embedded metal features structure.
  12. Liu, Yi-Chun; Cheng, Wei-Ming; Chen, Tsung-Yuan; Chiang, Shu-Sheng, Embedded structure.
  13. Huemoeller, Ronald Patrick; Rusli, Sukianto; Hiner, David Jon, Encapsulated semiconductor package.
  14. Hiner, David Jon; Huemoeller, Ronald Patrick, Extended landing pad substrate package structure and method.
  15. Hiner, David Jon; Huemoeller, Ronald Patrick, Extended landing pad substrate package structure and method.
  16. Scanlan, Christopher M.; St. Amand, Roger D.; Kim, Jae Dong, Fan out build up substrate stackable package and method.
  17. Bolognia, David; Adlam, Ted; Kelly, Mike, Fingerprint sensor package and method.
  18. Manfred Elsasser DE, Flat resistance heating element.
  19. Darveaux, Robert Francis; Bancod, Ludovico E.; Mattei, Marnie Ann; Olson, Timothy Lee, Flex circuit package and method.
  20. Hiner,David Jon; Huemoeller,Ronald Patrick; Rusli,Sukianto, Integrated circuit substrate having laser-exposed terminals.
  21. Lee, DongHoon; Kim, DoHyung; Park, JungSoo; Han, SeungChul; Kim, JooHyun; Hiner, David Jon; Huemoeller, Ronald Patrick; Kelly, Michael G., Interposer, manufacturing method thereof, semiconductor package using the same, and method for fabricating the semiconductor package.
  22. Kuo, Bob Shih-Wei; Dunlap, Brett Arnold; Bolognia, David, Light emitting diode (LED) package and method.
  23. Hirose, Naohiro; Noda, Kouta; Segawa, Hiroshi; En, Honjin; Tsukada, Kiyotaka; Ishida, Naoto; Asano, Kouji; Shouda, Atsushi, Manufacturing method of a multilayered printed circuit board having an opening made by a laser, and using electroless and electrolytic plating.
  24. Dunlap, Brett Arnold; Darveaux, Robert Francis, Mechanical tape separation package.
  25. Dunlap, Brett Arnold; Darveaux, Robert Francis, Mechanical tape separation package and method.
  26. Baum, Abraham; Hoch, Elisha; Schnitzer, Israel; Kacir, Lior; Rabinovich, Felix; Reuben, Ilia, Method and apparatus for manufacturing medical support devices.
  27. Law,Kam S.; Bachrach,Robert Z.; White,John M.; Shang,Quanyuan, Method and apparatus for metallization of large area substrates.
  28. Lee,Wen Chin; Lin,Cheng Hsien, Method for forming stacked via-holes in a multilayer printed circuit board.
  29. Hiner,David Jon; Huemoeller,Ronald Patrick; Rusli,Sukianto, Method for making an integrated circuit substrate having embedded back-side access conductors and vias.
  30. Huemoeller,Ronald Patrick; Rusli,Sukitano, Method for making an integrated circuit substrate having embedded passive components.
  31. Hiner, David Jon; Huemoeller, Ronald Patrick; Rusli, Sukianto, Method for making an integrated circuit substrate having laminated laser-embedded circuit layers.
  32. Huemoeller,Ronald Patrick; Rusli,Sukianto, Method for making an integrated circuit substrate having laser-embedded conductive patterns.
  33. Liu, Yi-Chun; Cheng, Wei-Ming; Chen, Tsung-Yuan; Chiang, Shu-Sheng, Method for making embedded circuit structure.
  34. Dong Shin KR; Keon Yang Park KR; Young Hwan Shin KR; Byung Kook Sun KR; Jae Heun Joung KR, Method for manufacturing build-up multi-layer printed circuit board by using yag laser.
  35. Kariya, Takashi; Tanaka, Hironori, Method for manufacturing printed circuit board.
  36. Asai, Motoo; Hiramatsu, Yasuji, Method for manufacturing printed wiring board.
  37. Baum,Abraham; Hoch,Elisha; Schnitzer,Israel; Kacir,Lior; Rabinovich,Felix; Ilia,Reuben, Method for producing a coated medical support device.
  38. Rusli, Sukianto; Huemoeller, Ronald Patrick, Method of fabricating an embedded circuit pattern.
  39. Li, Yonggang; Salama, Islam; Gurumurthy, Charan, Method of forming a multilayer substrate core structure using sequential microvia laser drilling and substrate core structure formed according to the method.
  40. Dunlap, Brett Arnold, Method of forming a plurality of electronic component packages.
  41. Li, Yonggang; Salama, Islam; Gurumurthy, Charan; Azimi, Hamid, Method of forming a substrate core structure using microvia laser drilling and conductive layer pre-patterning and substrate core structure formed according to the method.
  42. Li, Yonggang; Salama, Islam; Gurumurthy, Charan; Azimi, Hamid, Method of forming a substrate core structure using microvia laser drilling and conductive layer pre-patterning and substrate core structure formed according to the method.
  43. Chen, Ying-Lin; Chen, Yung-Chou, Method of making a flexible printed circuit board.
  44. Carroll Keith C.,CAXITX L0N 1E0, Method of manufacturing a female electrical connector in a single layer flexible polymeric dielectric film substrate.
  45. Hirose, Naohiro; Noda, Kouta; Segawa, Hiroshi; En, Honjin; Tsukada, Kiyotaka; Ishida, Naoto; Asano, Kouji; Shouda, Atsushi, Method of manufacturing a multilayered printed circuit board.
  46. Takada, Masaru; Tsukada, Kiyotaka; Kobayashi, Hiroyuki; Minoura, Hisashi; Ukai, Yoshikazu; Kondo, Mitsuhiro, Method of manufacturing a printed wiring board having a previously formed opening hole in an innerlayer conductor circuit.
  47. Hiner,David Jon; Huemoeller,Ronald Patrick; Rusli,Sukianto, Method of manufacturing a semiconductor package.
  48. Naito, Toshiki; Shinogi, Yoshifumi; Uenda, Daisuke, Method of manufacturing double-sided circuit board.
  49. Hirose,Naohiro; Noda,Kouta; Segawa,Hiroshi; En,Honjin; Tsukada,Kiyotaka; Ishida,Naoto; Asano,Kouji; Shouda,Atsushi, Method of manufacturing multilayered circuit board.
  50. Nicholls, Louis W.; St. Amand, Roger D.; Kim, Jin Seong; Jung, Woon Kab; Yang, Sung Jin; Darveaux, Robert F., Methods and structures for increasing the allowable die size in TMV packages.
  51. Dreiza, Mahmoud; Ballantine, Andrew; Shumway, Russell Scott, Molded cavity substrate MEMS package fabrication method and structure.
  52. Huemoeller, Ronald Patrick; Hiner, David Jon; Lie, Russ, Multi-level circuit substrate fabrication method.
  53. Hirose, Naohiro; En, Honjin, Multilayer build-up wiring board.
  54. Hirose, Naohiro; En, Honjin, Multilayer build-up wiring board.
  55. Hirose, Naohiro; En, Honjin, Multilayer build-up wiring board including a chip mount region.
  56. Hirose, Naohiro; Noda, Kouta; Segawa, Hiroshi; En, Honjin; Tsukada, Kiyotaka; Ishida, Naoto; Asano, Kouji; Shouda, Atsushi, Multilayered printed circuit board and manufacturing method thereof.
  57. Wakihara, Yoshinori; Yamada, Kazuhito, Printed circuit boards and method of producing the same.
  58. Wakihara,Yoshinori; Yamada,Kazuhito, Printed circuit boards and method of producing the same.
  59. Asai, Motoo; Hiramatsu, Yasuji, Printed wiring board and method for manufacturing the same.
  60. Asai, Motoo; Hiramatsu, Yasuji; Wakihara, Yoshinori; Yamada, Kazuhito, Printed wiring board and method for manufacturing the same.
  61. Asai, Motoo; Hiramatsu, Yasuji; Wakihara, Yoshinori; Yamada, Kazuhito, Printed wiring board and method for manufacturing the same.
  62. Asai,Motoo, Printed wiring board and method for manufacturing the same.
  63. Asai,Motoo; Hiramatsu,Yasuji, Printed wiring board and method for manufacturing the same.
  64. Asai,Motoo; Hiramatsu,Yasuji, Printed wiring board and method for manufacturing the same.
  65. Wakihara, Yoshinori; Yamada, Kazuhito, Printed wiring board and method for manufacturing the same.
  66. Wakihara,Yoshinori; Yamada,Kazuhito, Printed wiring board and method for manufacturing the same.
  67. Kim, Do Hyung; Kang, Dae Byoung; Han, Seung Chul, Semiconductor device.
  68. Kim, Jin Seong; Park, Dong Joo; Kim, Kwang Ho; Ahn, Ye Sul, Semiconductor device and fabricating method thereof.
  69. Kim, Sang Won; Jung, Boo Yang; Kim, Sung Kyu; Yoo, Min; Lee, Seung Jae, Semiconductor device and fabricating method thereof.
  70. Clark, David; Zwenger, Curtis, Semiconductor device and manufacturing method thereof.
  71. Paek, Jong Sik; Do, Won Chul; Park, Doo Hyun; Park, Eun Ho; Oh, Sung Jae, Semiconductor device and manufacturing method thereof.
  72. Paek, Jong Sik; Do, Won Chul; Park, Doo Hyun; Park, Eun Ho; Oh, Sung Jae, Semiconductor device and manufacturing method thereof.
  73. Ryu, Ji Yeon; Kim, Byong Jin; Shim, Jae Beum, Semiconductor device and manufacturing method thereof.
  74. Kim, Jin Seong; Park, Dong Joo; Kim, Kwang Ho; Yoo, Hee Yeoul; Jeong, Jeong Wung, Semiconductor device having overlapped via apertures.
  75. Kim, Jin Seong; Park, Dong Joo; Kim, Kwang Ho; Yoo, Hee Yeoul; Jeong, Jeong Wung, Semiconductor device having overlapped via apertures.
  76. Kim, Jin Seong; Park, Dong Joo; Kim, Kwang Ho; Yoo, Hee Yeoul; Jeong, Jeong Wung, Semiconductor device having overlapped via apertures.
  77. Kelly, Michael; Hiner, David; Huemoeller, Ronald; St. Amand, Roger, Semiconductor package and fabricating method thereof.
  78. Kelly, Michael; Hiner, David; Huemoeller, Ronald; St. Amand, Roger, Semiconductor package and fabricating method thereof.
  79. Kelly, Michael; Hiner, David; Huemoeller, Ronald; St. Amand, Roger, Semiconductor package and fabricating method thereof.
  80. Huemoeller,Ronald Patrick; Hiner,David Jon; Rusli,Sukianto, Semiconductor package and substrate having multi-level vias.
  81. Huemoeller,Ronald Patrick; Hiner,David Jon; Rusli,Sukianto, Semiconductor package and substrate having multi-level vias fabrication method.
  82. Scanlan, Christopher Marc; Huemoeller, Ronald Patrick, Semiconductor package including a top-surface metal layer for implementing circuit features.
  83. Scanlan, Christopher Marc; Huemoeller, Ronald Patrick, Semiconductor package including a top-surface metal layer for implementing circuit features.
  84. Scanlan, Christopher Marc; Huemoeller, Ronald Patrick, Semiconductor package including a top-surface metal layer for implementing circuit features.
  85. Hiner, David Jon; Huemoeller, Ronald Patrick; Rusli, Sukianto, Semiconductor package including top-surface terminals for mounting another semiconductor package.
  86. Hiner, David Jon; Huemoeller, Ronald Patrick; Rusli, Sukianto, Semiconductor package including top-surface terminals for mounting another semiconductor package.
  87. Hiner, David Jon; Huemoeller, Ronald Patrick; Rusli, Sukianto, Semiconductor package including top-surface terminals for mounting another semiconductor package.
  88. Huemoeller,Ronald Patrick; Hiner,David Jon; Rusli,Sukianto; Sheridan,Richard, Semiconductor package substrate fabrication method.
  89. Darveaux, Robert Francis; St. Amand, Roger D.; Perelman, Vladimir, Stackable package and method.
  90. Darveaux, Robert Francis; St. Amand, Roger D.; Perelman, Vladimir, Stackable package and method.
  91. Bancod, Ludovico E.; Kim, Jin Seong; Wachtler, Kurt Peter, Stackable plasma cleaned via package and method.
  92. Yoshida, Akito; Dreiza, Mahmoud; Zwenger, Curtis Michael, Stackable protruding via package and method.
  93. Darveaux, Robert Francis; Bancod, Ludovico; Yoshida, Akito, Stackable treated via package and method.
  94. Yoshida, Akito; Dreiza, Mahmoud, Stackable variable height via package and method.
  95. Yoshida, Akito; Dreiza, Mahmoud, Stackable variable height via package and method.
  96. Yoshida, Akito; Dreiza, Mahmoud; Zwenger, Curtis Michael, Stackable via package and method.
  97. Yoshida, Akito; Dreiza, Mahmoud; Zwenger, Curtis Michael, Stackable via package and method.
  98. Yoshida, Akito; Dreiza, Mahmoud; Zwenger, Curtis Michael, Stackable via package and method.
  99. Yoshida, Akito; Dreiza, Mahmoud; Zwenger, Curtis Michael, Stackable via package and method.
  100. Yoshida, Akito; Dreiza, Mahmoud; Zwenger, Curtis Michael, Stackable via package and method.
  101. Yoshida, Akito; Dreiza, Mahmoud; Zwenger, Curtis Michael, Stackable via package and method.
  102. Kuo, Bob Shih-Wei; Dunlap, Brett Arnold; Troche, Jr., Louis B.; Syed, Ahmer; Shumway, Russell, Stacked and staggered die MEMS package and method.
  103. Longo, Joseph Marco; Scanlan, Christopher M., Stacked redistribution layer (RDL) die assembly package.
  104. Longo, Joseph Marco; Scanlan, Christopher M., Stacked redistribution layer (RDL) die assembly package.
  105. Scanlan, Christopher M., Stacked redistribution layer (RDL) die assembly package.
  106. Scanlan, Christopher M., Stacked redistribution layer (RDL) die assembly package.
  107. Huemoeller, Ronald Patrick; Rusli, Sukianto, Straight conductor blind via capture pad structure and fabrication method.
  108. Muramatsu, Shigetsugu; Imai, Kazunari, Substrate for mounting electronic parts thereon and method of manufacturing same.
  109. Huemoeller, Ronald Patrick; Rusli, Sukianto; Hiner, David Jon, Substrate having stiffener fabrication method.
  110. Tanaka, Hironori; Kawano, Shuichi, Substrate with low-elasticity layer and low-thermal-expansion layer.
  111. Dunlap, Brett Arnold; Copia, Alexander William, Thin stackable package and method.
  112. Chang, Chien-Wei, Translation pad flip chip (TPFC) method for improving micro bump pitch IC substrate structure and manufacturing process.
  113. St. Amand, Roger D., Underfill contacting stacking balls package fabrication method and structure.
  114. Yang, Chih-kuang, Via structure in multi-layer substrate.
  115. Jung, Boo Yang; Paek, Jong Sik; Lee, Choon Heung; Park, In Bae; Kim, Sang Won; Kim, Sung Kyu; Lee, Sang Gyu, Wafer level fan out semiconductor device and manufacturing method thereof.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로