$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Information processing apparatus, processing method thereof, and power supply control method therefor 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • G05B-009/02
  • G06F-001/32
출원번호 US-0932466 (1997-09-18)
우선권정보 JP-0136953 (1994-06-20)
발명자 / 주소
  • Sunakawa Shinichi,JPX
  • Shimada Kazutoshi,JPX
  • Tatsumi Eisaku,JPX
  • Mori Shigeki,JPX
  • Matsubayashi Kazuhiro,JPX
  • Harada Takashi,JPX
  • Nagasaki Katsuhiko,JPX
  • Fukuda Ryoji,JPX
출원인 / 주소
  • Canon Kabushiki Kaisha, JPX
대리인 / 주소
    Fitzpatrick, Cella, Harper & Scinto
인용정보 피인용 횟수 : 67  인용 특허 : 0

초록

An information processing apparatus, which operates in a multi-task mode, calculates a total consumption power of devices used by each task, and assigns higher execution priority to a task which uses a device with the largest consumption power, thereby shortening the execution time of the device wit

대표청구항

[ What is claimed is:] [1.] An information processing apparatus for time-divisional execution of a plurality of tasks, comprising:scheduling means for scheduling an execution order of each task of the plurality of tasks in time division, on the basis of the power required by each task to perform the

이 특허를 인용한 특허 (67)

  1. Fan, Xiaobo; Hennecke, Mark D.; Heath, Taliver Brooks, Accurate power allotment.
  2. Nakanishi, Toshiaki, Apparatus for detecting state of storage device.
  3. Chen, Liren; Taylor, Kirk Steven; Steenstra, Jack Brian, Battery power management for a mobile device.
  4. Weber, Wolf-Dietrich; Fan, Xiaobo; Barroso, Luiz Andre, Computer and data center load determination.
  5. Weber, Wolf-Dietrich; Fan, Xiaobo; Barroso, Luiz Andre, Computer and data center load determination.
  6. Weber, Wolf-Dietrich; Fan, Xiaobo; Barroso, Luiz Andre, Computer and data center load determination.
  7. Weber, Wolf-Dietrich; Fan, Xiaobo; Barroso, Luiz Andre, Data center load monitoring for utilizing an access power amount based on a projected peak power usage and a monitored power usage.
  8. Yagisawa, Ikuya; Matsunami, Naoto; Mannen, Akihiro; Takamoto, Kenichi, Disk array optimizing the drive operation time.
  9. Yagisawa,Ikuya; Matsunami,Naoto; Mannen,Akihiro; Takamoto,Kenichi, Disk array optimizing the drive operation time.
  10. Hakamata, Kazuo; Takamoto, Kenichi; Kobayashi, Masaaki, Disk array unit.
  11. Hakamata, Kazuo; Takamoto, Kenichi; Kobayashi, Masaaki, Disk array unit.
  12. Hakamata, Kazuo; Takamoto, Kenichi; Kobayashi, Masaaki, Disk array unit.
  13. Hakamata, Kazuo; Takamoto, Kenichi; Kobayashi, Masaaki, Disk array unit.
  14. Hakamata,Kazuo; Takamoto,Kenichi; Kobayashi,Masaaki, Disk array unit.
  15. Ofek, Eran, Dynamic power converter and method thereof.
  16. Fuchikami, Ryuji; Ishikawa, Toshihiro; Nishitoba, Takashi; Sasaki, Takayuki, Electronic apparatus and peak power-controlling method related thereto.
  17. Cain, Bradley, Expediting an operation in a computer system.
  18. Benayoun, Alain; Le Pennec, Jean-Francois; Michel, Patrick; Pin, Claude, Hardware device for processing the tasks of an algorithm in parallel.
  19. Benayoun, Alain; Le Pennec, Jean-Francois; Michel, Patrick; Pin, Claude, Hardware device for processing the tasks of an algorithm in parallel.
  20. Benayoun, Alain; Le Pennec, Jean-Francois; Michel, Patrick; Pin, Claude, Hardware device for processing the tasks of an algorithm in parallel.
  21. Matsubayashi Kazuhiro,JPX, Image processing method and apparatus and storing medium.
  22. Sano, Yoshiyuki, Information processing apparatus, computer readable medium storing program, and information processing method.
  23. Nagasaki, Katsuhiko, Information processing apparatus, control method therefor, and computer-readable memory.
  24. Togawa, Yoshifusa, Information processing apparatus, power control method and recording medium to control a plurality of driving units according to the type of data to be processed.
  25. Weber, Wolf-Dietrich; Fan, Xiaobo; Barroso, Luiz Andre, Load control in a data center.
  26. Weber, Wolf-Dietrich; Fan, Xiaobo; Barroso, Luiz Andre, Load control in a data center.
  27. Kondo,Yukio, Machine tool control apparatus.
  28. Kaushik,Shivnandan D.; Horigan,John W.; Naveh,Alon; Crossland,James B., Mechanism for processor power state aware distribution of lowest priority interrupt.
  29. Kaushik, Shivnandan D.; Horigan, John W.; Naveh, Alon; Crossland, James B., Mechanism for processor power state aware distribution of lowest priority interrupts.
  30. Hampel, Craig E.; Perego, Richard E.; Sidiropoulos, Stefanos; Tsern, Ely K.; Ware, Frederick A., Memory component with pattern register circuitry to provide data patterns for calibration.
  31. Hampel, Craig E.; Perego, Richard E.; Sidiropoulos, Stefanos; Tsern, Ely K.; Ware, Frederick A., Memory component with pattern register circuitry to provide data patterns for calibration.
  32. Hampel, Craig E.; Perego, Richard E.; Sidiropoulos, Stefanos; Tsern, Ely K.; Ware, Frederick A., Memory component with pattern register circuitry to provide data patterns for calibration.
  33. Hampel, Craig E.; Perego, Richard E.; Sidiropoulos, Stefanos; Tsern, Ely K.; Ware, Frederick A., Memory component with pattern register circuitry to provide data patterns for calibration.
  34. Hampel, Craig E.; Perego, Richard E.; Sidiropoulos, Stefanos; Tsern, Ely K.; Ware, Frederick A., Memory component with pattern register circuitry to provide data patterns for calibration.
  35. Hampel,Craig E.; Perego,Richard E.; Sidiropoulos,Stefanos S.; Tsern,Ely K.; Ware,Fredrick A., Memory device signaling system and method with independent timing calibration for parallel signal paths.
  36. Ofek, Eran, Method and apparatus for optimizing self-power consumption of a controller-based device.
  37. Fan, Xiaobo; Hennecke, Mark D.; Heath, Taliver Brooks, Method of correlating power in a data center by fitting a function to a plurality of pairs of actual power draw values and estimated power draw values determined from monitored CPU utilization of a statistical sample of computers in the data center.
  38. Inoue, Keisuke, Methods and apparatus for achieving thermal management using processing task scheduling.
  39. Inoue, Keisuke, Methods and apparatus for achieving thermal management using processing task scheduling.
  40. Inoue, Keisuke, Methods and apparatus for achieving thermal management using processing task scheduling.
  41. Inoue,Keisuke, Methods and apparatus for achieving thermal management using processor manipulation.
  42. Rhee, Ann; Chatterjee, Sumanta; Loaiza, Juan, Methods for automatic group switching according to a resource plan.
  43. Rhee,Ann; Chatterjee,Sumanta; Loaiza,Juan, Methods for selectively quiescing a computer system.
  44. Taishi Nogami JP, Multi-tasking system, recording medium in which program thereof is recorded, and processing device.
  45. Liu,Yonghe, Optimal power saving scheduler for 802.11e APSD.
  46. Hampel, Craig E.; Perego, Richard E.; Sidiropoulos, Stefanos S.; Tsern, Ely K.; Ware, Fredrick A., Phase adjustment apparatus and method for a memory device signaling system.
  47. Hampel, Craig E.; Perego, Richard E.; Sidiropoulos, Stefanos S.; Tsern, Ely K.; Ware, Fredrick A., Phase adjustment apparatus and method for a memory device signaling system.
  48. Suzuoki, Masakazu; Yamazaki, Takeshi, Power management for processing modules.
  49. Kawanishi,Toshiharu; Izuta,Naoki; Kajiyashiki,Satoshi; Matsumori,Hitoshi; Semii,Masato; Harada,Minoru, Power supply control device, apparatus equipped therewith and recording medium.
  50. Dave Bharat P. ; Jha Niraj K., Power-related hardware-software co-synthesis of heterogeneous distributed embedded systems.
  51. Weber, Wolf-Dietrich; Fan, Xiaobo; Barroso, Luiz Andre, Powering a data center.
  52. Kusu, Tomomichi; Hosoda, Ikuo, Redundant amplifier and switching method thereof.
  53. Ofek, Eran, Self-resonance sensing dynamic power converter and method thereof.
  54. Kawakita, Daisuke; Hori, Toshikazu, Semiconductor device and processor system including the same.
  55. Intrater, Gideon David, Software controlled power limiting in USB to SATA bridge.
  56. Kakeda, Tomoaki; Kusama, Takato; Beniyama, Nobuo, Storage management system, storage hierarchy management method, and management server capable of rearranging storage units at appropriate time.
  57. Talkin, David; Brooks, Alec, Supplying grid ancillary services using controllable loads.
  58. Browne, Michael E.; Dow, Eli M.; Laser, Marie R.; Yu, Jessie, Suspend profiles and hinted suspending.
  59. Fenger, Russell J.; Puthiyedath, Leena K., System and method to optimize OS scheduling decisions for power savings based on temporal characteristics of the scheduled entity and system workload.
  60. Rhee,Ann; Chatterjee,Sumanta; Loaiza,Juan, System for allocating resource using the weight that represents a limitation on number of allowance active sessions associated with each resource consumer group.
  61. Rhee,Ann; Chatterjee,Sumanta; Loaiza,Juan, System for computing an estimate execution time by totaling the time value base on an architecture or a software operating environment.
  62. Chauvel,Gerard; D'Inverno,Dominique; Edwards,Darvin R., Temperature field controlled scheduling for processing systems.
  63. Borutta Richard ; Burack John J. ; Occhipinti Michael V. ; Manock John C., Testing attachment reliability of devices.
  64. Hampel, Craig E.; Perego, Richard E.; Sidiropoulos, Stefanos S.; Tsern, Ely K.; Ware, Fredrick A., Timing calibration apparatus and method for a memory device signaling system.
  65. Miyazaki, Keiji, Transmission device and method for putting transmission device to sleep.
  66. Maruyama, Kazuna; Mito, Koji; Shibamiya, Yoshikazu; Urabe, Hirofumi; Matsubayashi, Kazuhiro; Shikata, Yasushi, Web information processing apparatus and web information processing method.
  67. Mito, Koji; Matsubayashi, Kazuhiro; Maruyama, Kazuna; Urabe, Hirofumi, Web information processing apparatus and web information processing method, and information processing apparatus and information processing apparatus control method.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로