$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Bonded wafer processing with oxidative bonding 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • H01L-021/30
출원번호 US-0430312 (1995-04-28)
발명자 / 주소
  • Linn Jack H.
  • Lowry Robert K.
  • Rouse George V.
  • Buller James F.
출원인 / 주소
  • Harris Corporation
대리인 / 주소
    Jaeckle Fleischmann & Mugel, LLP
인용정보 피인용 횟수 : 100  인용 특허 : 7

초록

Low temperature wafer bonding using a chemically reacting material between wafers to form a bonded zone to bond two wafers together. Examples include silicon wafers with a silicon-oxidizing bonding liquid which also permits introduction of radiation hardening dopants and electrically active dopants

대표청구항

[ What is claimed is:] [1.] A method of wafer bonding, comprising the steps of:providing a device wafer with a first surface layer made of a first material;providing a handle wafer with a second surface layer made of a second material said second material being different from said first material and

이 특허에 인용된 특허 (7)

  1. Linn Jack H. (Melbourne FL) Lowry Robert K. (Melbourne Beach FL) Rouse George V. (Indiatlantic FL) Buller James F. (Austin TX) Speece William H. (Palm Bay FL), Bonded wafer processing.
  2. Linn Jack H. (Melbourne FL) Lowry Robert K. (Melbourne Beach FL) Rouse George V. (Indiatlantic FL) Buller James F. (Austin TX), Bonded wafer processing with metal silicidation.
  3. Reisman Arnold (Raleigh NC) Turlik Iwona (Raleigh NC), Method of making high density semiconductor structure.
  4. Blackstone Scott C. (Mesa AZ), Method of processing a semiconductor substrate including silicide bonding.
  5. Moslehi Mehrdad M. (Dallas TX), SOI/semiconductor heterostructure fabrication by wafer bonding of polysilicon to titanium.
  6. Rutter Robert E. (Tempe AZ) d\Aragona Frank S. (Scottsdale AZ), Vertical current flow semiconductor device utilizing wafer bonding.
  7. Short John P. (Indian Harbor Beach FL) McLachlan Craig J. (Melbourne FL) Rouse George V. (Indialantic FL) Zibrida James R. (Melbourne FL), Wafer bonding process employing liquid oxidant.

이 특허를 인용한 특허 (100)

  1. Wilson, Robin, Bonded wafer substrate utilizing roughened surfaces for use in MEMS structures.
  2. Brogan, Conor; MacNamara, Cormac; Griffin, Hugh J.; Wilson, Robin, Bonded-wafer superjunction semiconductor device.
  3. Brogan,Conor; MacNamara,Cormac; Griffin,Hugh J.; Wilson,Robin, Bonded-wafer superjunction semiconductor device.
  4. Kitada, Masanobu; Honjo, Tomofumi, Composite substrate and method for manufacturing same.
  5. Wells, David H., Covered void within a semiconductor substrate and method of forming a covered void within a semiconductor substrate.
  6. Wells, David H., Electromagnetic radiation conduits.
  7. Wells, David H., Electromagnetic radiation emitters and conduit structures.
  8. Czagas, Joseph A.; Woodbury, Dustin A.; Beasom, James D., Integrated circuit having a device wafer with a diffused doped backside layer.
  9. Czagas, Joseph A.; Woodbury, Dustin A.; Beasom, James D., Integrated circuit having a device wafer with a diffused doped backside layer.
  10. Czagas,Joseph A.; Woodbury,Dustin A.; Beasom,James D., Integrated circuit having a device wafer with a diffused doped backside layer.
  11. Wells, David H.; Blomiley, Eric R., Integrated circuitry.
  12. Wells, David H., Integrated circuitry and methods of forming a semiconductor-on-insulator substrate.
  13. Tang, Sanh D.; Haller, Gordon, Integrated circuits.
  14. Tang,Sanh D.; Haller,Gordon, Integrated circuits and methods of forming a field effect transistor.
  15. Tang,Sanh D.; Haller,Gordon, Integrated circuits and methods of forming a field effect transistor.
  16. Letavic Theodore ; Simpson Mark ; Egloff Richard ; Warwick Andrew Mark,GBX, Lateral thin-film silicon-on-insulator (SOI) device having a lateral drift region with a retrograde doping profile, and method of making such a device.
  17. Tiwari, Sandip, Low temperature semiconductor layering and three-dimensional electronic circuits using the layering.
  18. Shyan-Yhu Wang TW; Kun-Lin Wu TW, Method for forming improved high resistance resistor by treating the surface of polysilicon layer.
  19. Tong, Qin-Yi; Fountain, Jr., Gaius Gillman; Enquist, Paul M., Method for low temperature bonding and bonded structure.
  20. Tong, Qin-Yi; Fountain, Jr., Gaius Gillman; Enquist, Paul M., Method for low temperature bonding and bonded structure.
  21. Tong, Qin-Yi; Fountain, Jr., Gaius Gillman; Enquist, Paul M., Method for low temperature bonding and bonded structure.
  22. Tong, Qin-Yi; Fountain, Jr., Gaius Gillman; Enquist, Paul M., Method for low temperature bonding and bonded structure.
  23. Tong, Qin-Yi; Fountain, Jr., Gaius Gillman; Enquist, Paul M., Method for low temperature bonding and bonded structure.
  24. Tong, Qin-Yi; Fountain, Jr., Gaius Gillman; Enquist, Paul M., Method for low temperature bonding and bonded structure.
  25. Peterson, Jeffrey M., Method for preparing a device structure having a wafer structure deposited on a composite substrate having a matched coefficient of thermal expansion.
  26. Nishihata, Hideki; Morimoto, Nobuyuki; Kusaba, Tatsumi; Endo, Akihiko, Method for producing a bonded wafer.
  27. Tong,Qin Yi, Method of epitaxial-like wafer bonding at low temperature and bonded structure.
  28. Wilson, Robin, Method of fabricating a bonded wafer substrate for use in MEMS structures.
  29. Yamazaki, Shunpei; Ohtani, Hisashi, Method of fabricating a semiconductor device.
  30. Yamazaki, Shunpei; Ohtani, Hisashi, Method of fabricating a semiconductor device.
  31. Yamazaki, Shunpei; Ohtani, Hisashi, Method of fabricating a semiconductor device.
  32. Yamazaki, Shunpei; Ohtani, Hisashi, Method of fabricating a semiconductor device.
  33. Yamazaki, Shunpei; Ohtani, Hisashi, Method of fabricating a semiconductor device.
  34. Yamazaki, Shunpei; Ohtani, Hisashi, Method of fabricating a semiconductor device.
  35. Yamazaki,Shunpei; Ohtani,Hisashi, Method of fabricating a semiconductor device.
  36. Yamazaki,Shunpei; Ohtani,Hisashi, Method of fabricating a semiconductor device.
  37. Yamazaki,Shunpei; Ohtani,Hisashi, Method of fabricating a semiconductor device.
  38. Boles Timothy Edward ; Goodrich Joel Lee, Method of fabricating heterolithic microwave integrated circuits.
  39. Bin Yu ; William G. En ; Judy Xilin An ; Concetta E. Riccobene, Method of fabrication of semiconductor-on-insulator (SOI) wafer having a Si/SiGe/Si active layer.
  40. Czagas, Joseph A.; Woodbury, Dustin A.; Beasom, James D., Method of forming an integrated circuit having a device wafer with a diffused doped backside layer.
  41. Wang, Zhongze, Method of forming silicon-on-insulator comprising integrated circuitry.
  42. Yamazaki, Shunpei, Method of manufacturing a semiconductor device.
  43. Yamazaki, Shunpei, Method of manufacturing a semiconductor device.
  44. Yamazaki, Shunpei, Method of manufacturing a semiconductor device.
  45. Yamazaki, Shunpei, Method of manufacturing a semiconductor device.
  46. Yamazaki, Shunpei, Method of manufacturing a semiconductor device.
  47. Yamazaki,Shunpei, Method of manufacturing a semiconductor device.
  48. Yamazaki, Shunpei, Method of manufacturing a semiconductor device having a gate electrode formed over a silicon oxide insulating layer.
  49. Yamazaki, Shunpei, Method of manufacturing a semiconductor device including thermal oxidation to form an insulating film.
  50. Sakaguchi Kiyofumi,JPX ; Yonehara Takao,JPX, Method of manufacturing semiconductor article.
  51. Yamazaki, Shunpei, Method of manufacturing semiconductor device having island-like single crystal semiconductor layer.
  52. Zhang, Guoqiang; Libbert, Jeffrey L., Method of manufacturing silicon-on-insulator wafers.
  53. Chan, Simon Siu-Sing; Xiang, Qi, Method of preventing dopant depletion in surface semiconductor layer of semiconductor-on-insulator (SOI) device.
  54. Aspar, Bernard, Method of transferring a circuit onto a ground plane.
  55. Wells, David H., Methods of forming a plurality of covered voids in a semiconductor substrate.
  56. Wells, David H., Methods of forming a span comprising silicon dioxide.
  57. Wells, David H., Methods of forming a span comprising silicon dioxide.
  58. Morrow, Patrick; List, R. Scott; Kim, Sarah E., Methods of forming backside connections on a wafer stack.
  59. Morrow,Patrick; List,R. Scott; Kim,Sarah E., Methods of forming backside connections on a wafer stack.
  60. Wells, David H., Methods of forming imager systems.
  61. Wells, David H., Methods of forming nanofluidic channels.
  62. Wells, David H., Methods of forming one or more covered voids in a semiconductor substrate.
  63. Wells, David H., Methods of forming semiconductor-on-insulator substrates, and integrated circuitry.
  64. Wang, Zhongze, Methods of forming silicon-on-insulator comprising integrated circuitry, and wafer bonding methods of forming silicon-on-insulator comprising integrated circuitry.
  65. Wells, David H.; Blomiley, Eric R., Methods of forming transistor devices.
  66. Wells, David H., Methods of forming transistors.
  67. Fitzgerald, Eugene A., Monolithic integration of CMOS and non-silicon devices.
  68. Virtanen, Jorma, Monomolecular adhesion methods for manufacturing microfabricated multilaminate devices.
  69. Yan, Min; Duggal, Anil Raj; Schaepkens, Marc; Kim, Tae Won, Multilayer device and method of making.
  70. Yan,Min; Duggal,Anil Raj; Schaepkens,Marc; Kim,Tae Won, Multilayer device and method of making.
  71. Yamazaki, Shunpei; Ohtani, Hisashi; Koyama, Jun; Fukunaga, Takeshi, Nonvolatile memory and electronic apparatus.
  72. Larry W. Shive, Process for making wafers for ion implantation monitoring.
  73. Fukunaga, Takeshi, Process for production of SOI substrate and process for production of semiconductor device.
  74. Fukunaga, Takeshi, Process for production of SOI substrate and process for production of semiconductor device including the selective forming of porous layer.
  75. Yeo, Yee-Chia; Hu, Chenming, SOI chip with recess-resistant buried insulator and method of manufacturing the same.
  76. Yeo,Yee Chia; Hu,Chenming, SOI chip with recess-resistant buried insulator and method of manufacturing the same.
  77. Yamazaki, Shunpei, Semiconductor device.
  78. Takemura, Yasuhiko; Teramoto, Satoshi, Semiconductor device and a method for manufacturing the same.
  79. Takemura, Yasuhiko; Teramoto, Satoshi, Semiconductor device and a method for manufacturing the same.
  80. Takemura, Yasuhiko; Teramoto, Satoshi, Semiconductor device and a method for manufacturing the same.
  81. Yamazaki, Shunpei; Ohtani, Hisashi; Koyama, Jun; Fukunaga, Takeshi, Semiconductor device having buried oxide film.
  82. Pozder, Scott K.; Rasco, Michelle F., Semiconductor device with magnetically permeable heat sink.
  83. Pozder,Scott K.; Rasco,Michelle F., Semiconductor device with magnetically permeable heat sink.
  84. Yamazaki, Shunpei; Koyama, Jun; Miyanaga, Akiharu; Fukunaga, Takeshi, Semiconductor thin film and method of manufacturing the same and semiconductor device and method of manufacturing the same.
  85. Yu, Bin; En, William G.; An, Judy Xilin; Riccobene, Concetta E., Semiconductor-on-insulator (SOI) wafer having a Si/SiGe/Si active layer and method of fabrication using wafer bonding.
  86. Clifton G. Fonstad, Jr. ; Joanna M. London ; Joseph F. Ahadian, Silicon on III-V semiconductor bonding for monolithic optoelectronic integration.
  87. Yeo, Yee-Chia; Yang, Fu-Liang, Silicon-on-insulator chip with multiple crystal orientations.
  88. Yeo,Yee Chia; Yang,Fu Liang, Silicon-on-insulator chip with multiple crystal orientations.
  89. Wang, Zhongze, Silicon-on-insulator comprising integrated circuitry.
  90. Wang, Zhongze, Silicon-on-insulator comprising integrated circuitry.
  91. Fathimulla, Mohammed A.; Keyser, Thomas, Silicon-on-insulator wafer for RF integrated circuit.
  92. George K. Celler ; Yves Jean Chabal, Single crystal silicon on polycrystalline silicon integrated circuits.
  93. Enquist, Paul M., Three dimensional device integration method and integrated device.
  94. Enquist, Paul M.; Fountain, Jr., Gaius Gillman, Three dimensional device integration method and integrated device.
  95. Enquist, Paul M.; Fountain, Jr., Gaius Gillman, Three dimensional device integration method and integrated device.
  96. Enquist,Paul M., Three dimensional device integration method and integrated device.
  97. Enquist,Paul M.; Fountain,Gaius, Three dimensional device integration method and integrated device.
  98. Enquist, Paul M., Three dimensional integrated device.
  99. Wang,Zhongze, Wafer bonding method of forming silicon-on-insulator comprising integrated circuitry.
  100. Kim, Jung-ho; Bae, Dae-lok; Lee, Jong-wook; Choi, Seung-woo; Kang, Pil-kyu, Wafer temporary bonding method using silicon direct bonding.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로