$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Method and apparatus for storing and expanding variable-length program instructions upon detection of a miss condition 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • G06F-012/04
  • G06F-013/00
  • G06F-009/30
출원번호 US-0767450 (1996-12-16)
발명자 / 주소
  • Faraboschi Paolo
  • Fisher Joseph A.
출원인 / 주소
  • Hewlett-Packard Company
인용정보 피인용 횟수 : 22  인용 특허 : 10

초록

Methods apparatus for storing and expanding wide instruction words in a computer system are provided. The computer system includes a memory and an instruction cache. Compressed instruction words of a program are stored in a code heap segment of the memory, and code pointers are stored in a code poin

대표청구항

[ What is claimed is:] [1.] A method for storing and expanding wide instruction words of a computer program in a computer system including a memory and an instruction cache, comprising the steps of:storing the wide instruction words in said instruction cache as expanded instruction words having a pr

이 특허에 인용된 특허 (10)

  1. Sato Taizo (Kawasaki JPX) Fujihira Atsushi (Kawasaki JPX), Cache memory and data processor including instruction length decoding circuitry for simultaneously decoding a plurality.
  2. Patel Rajiv N. (San Jose CA) Malamy Adam (Winchester MA) Hayes Norman M. (Sunnyvale CA), Cache miss buffer adapted to satisfy read requests to portions of a cache fill in progress without waiting for the cache.
  3. Jeremiah Thomas L. (Endwell NY) Blaner Bartholomew (Newark Valley NY), Cross-cache-line compounding algorithm for scism processors.
  4. Berstis Viktors (Croton-on-Hudson NY) Pedersen Raymond J. (Boca Raton FL), Instruction cache access and prefetch process controlled by a predicted instruction-path mechanism.
  5. Colwell Robert P. (Guilford CT) O\Donnell John (Guilford CT) Papworth David B. (Guilford CT) Rodman Paul K. (Madison CT), Instruction storage and cache miss recovery in a high speed multiprocessing parallel processing apparatus.
  6. Colwell Robert P. (Guilford CT) O\Donnell John (Guilford CT) Papworth David B. (Guilford CT) Rodman Paul K. (Madison CT), Instruction storage method with a compressed format using a mask word.
  7. Ebcioglu Mahmut Kemal ; Groves Randall Dean, Method and apparatus for dynamic conversion of computer instructions.
  8. Fite David B. (Northboro MA) Fossum Tryggve (Northboro MA) Grundmann William R. (Hudson MA) Manely Dwight P. (Holliston MA) McKeen Francis X. (Westboro MA) Murray John E. (Acton MA) Salett Ronald M. , Method and apparatus using a source operand list and a source operand pointer queue between the execution unit and the i.
  9. Patel Rajesh Bhikhubhai ; Jessani Romesh Mangho ; Kuttana Belliappa Manavattira, Method and system for dynamically sharing cache capacity in a microprocessor.
  10. Colwell Robert P. (Guilford CT) O\Donnell John (Guilford CT) Papworth David B. (Guilford CT) Rodman Paul K. (Madison CT), Virtual address table look aside buffer miss recovery method and apparatus.

이 특허를 인용한 특허 (22)

  1. Miretsky, Alexander; Sukonik, Vitaly; Dor, Amit; Natan, Rami, Apparatus and a method for providing decoded information.
  2. Ruehle, Michael, Cache prefetch for deterministic finite automaton instructions.
  3. Ruehle, Michael, Child state pre-fetch in NFAs.
  4. Ruehle, Michael, Complex NFA state matching method that matches input symbols against character classes (CCLS), and compares sequence CCLS in parallel.
  5. Jacobs, Eino; Ang, Michael, Compressed instruction format for use in a VLIW processor.
  6. Heishi Taketo,JPX ; Higaki Nobuo,JPX ; Tanaka Akira,JPX ; Tanaka Tetsuya,JPX ; Takayama Shuichi,JPX ; Odani Kensuke,JPX ; Miyaji Shinya,JPX, Constant reconstruction processor that supports reductions in code size and processing time.
  7. Ruehle, Michael, DFA compression and execution.
  8. Ruehle, Michael, DFA-NFA hybrid.
  9. Sachs,Howard G.; Arya,Siamak, Instruction cache association crossbar switch.
  10. Shah Lacky V. ; Mattson ; Jr. James S. ; Buzbee William B., Method and apparatus for distinct instruction pointer storage in a partitioned cache memory.
  11. Vondran, Jr., Gary L, Method and apparatus for efficient cache mapping of compressed VLIW instructions.
  12. Fuhler, Richard A.; Pennello, Thomas J.; Jalkut, Michael Lee; Warnes, Peter, Methods and apparatus for compiling instructions for a data processor.
  13. Fuhler,Richard A.; Pennello,Thomas J.; Jalkut,Michael Lee; Warnes,Peter, Methods and apparatus for compiling instructions for a data processor.
  14. Pechanek Gerald G. ; Barry Edwin F. ; Revilla Juan Guillermo ; Larsen Larry D., Methods and apparatus for scalable instruction set architecture with dynamic compact instructions.
  15. Yamada, Hiromichi; Abe, Yuichi; Nakatsuka, Yasuhiro; Yamazaki, Takanaga, Micro controller for decompressing and compressing variable length codes via a compressed code dictionary.
  16. Topham,Nigel Peter, Processor and method for generating and storing compressed instructions in a program memory and decompressed instructions in an instruction cache wherein the decompressed instructions are assigned im.
  17. Topham,Nigel Peter, Processor and method for generating and storing compressed instructions in a program memory and decompressed instructions in an instruction cache wherein the decompressed instructions are assigned imaginary addresses derived from information stored in the program memory with the compressed instructions.
  18. Cumplido,Rene; Goodall,Roger; Jones,Simon, Processor apparatus and methods optimized for control applications.
  19. Vasekin,Vladimir; Rose,Andrew Christopher, Program instruction decompression and compression techniques.
  20. Bauer Harald,DEX ; Kempf Peter,DEX ; Lorenz Dietmar,DEX ; Meyer Peter,DEX, Signal processor executing compressed instructions that are decoded using either a programmable or hardwired decoder based on a category bit in the instruction.
  21. Sachs, Howard G.; Arya, Siamak, VLIW processor and method therefor.
  22. Katsumi Sakai JP, Variable length decoding system having a mask circuit for improved cache hit accuracy.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로