$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Personalization structure for semiconductor devices 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • H01L-023/48
  • H01L-023/52
출원번호 US-0686899 (1996-07-25)
발명자 / 주소
  • Geffken Robert Michael
  • Motsiff William Thomas
  • Uttecht Ronald R.
출원인 / 주소
  • International Business Machines Corporation
대리인 / 주소
    Schmeiser, Olsen & WattsChadurjian
인용정보 피인용 횟수 : 185  인용 특허 : 4

초록

The preferred embodiment of the present invention provides a structure and method for personalizing a semiconductor device in the context of a bump array connection to packaging, substrates and such. The preferred embodiment method uses a plurality of conduction lines on said semiconductor device, i

대표청구항

[ We claim:] [1.] A personalization structure for personalizing a semiconductor device comprising:a) a plurality of conduction lines connecting to said semiconductor device, said plurality of conduction lines including a plurality of landing lines and including a plurality of personalization line se

이 특허에 인용된 특허 (4)

  1. Carey David H. (Austin TX) Whalen Barry H. (Los Alto CA), Customizable circuitry.
  2. Ahmad Umar M. U. (Both of Hopewell Junction NY) Kumar Ananda H. (Both of Hopewell Junction NY) Perfecto Eric D. (Wappingers Falls NY) Prasad Chandrika (Wappingers Falls NY) Purushothaman Sampath (Yor, Interconnect structure having improved metallization.
  3. Andreshak Joseph C. (Mahopac NY) Baseman Robert J. (Brewster NY), Laser ablation damascene process.
  4. Dennison Charles H. (Boise ID), Semiconductor electrical interconnection methods.

이 특허를 인용한 특허 (185)

  1. James M. Wark, Apparatus for testing bumped die.
  2. Wark, James M., Apparatus for testing bumped die.
  3. Wark, James M., Apparatus for testing bumped die.
  4. Yamada, Yasuyoshi, Back electrode type electronic part and electronic assembly with the same mounted on printed circuit board.
  5. Perry,Guy, Bond pad structure comprising multiple bond pads with metal overlap.
  6. Venkatadri, Vikram, Bond pads with differently sized openings.
  7. Lin, Charles Wen Chyang, Bumpless flip chip assembly with solder via.
  8. Charles Wen Chyang Lin SG, Bumpless flip chip assembly with strips and via-fill.
  9. Lin Charles Wen Chyang,SGX, Bumpless flip chip assembly with strips and via-fill.
  10. Charles Wen Chyang Lin SG, Bumpless flip chip assembly with strips-in-via and plating.
  11. Charles Wen Chyang Lin SG, Bumpless flip chip assembly with strips-in-via and plating.
  12. Lee, Jin-Yuan; Lo, Hsin-Jung, Chip assembly with interconnection by metal bump.
  13. Chou, Chien-Kang; Chou, Chiu-Ming; Lin, Li-Ren; Lo, Hsin-Jung, Chip package and method for fabricating the same.
  14. Lin, Mou-Shiung; Lin, I, Shih-Hsiung, Chip package having a chip combined with a substrate via a copper pillar.
  15. Chen, Ke-Hung; Lin, Shih-Hsiung; Lin, Mou-Shiung, Chip package with dam bar restricting flow of underfill.
  16. Lin, Mou-Shiung; Lee, Jin-Yuan; Huang, Ching-Cheng, Chip package with die and substrate.
  17. Lin, Mou-Shiung; Chou, Chiu-Ming, Chip structure.
  18. Lin, Mou-Shiung; Chou, Chiu-Ming, Chip structure.
  19. Lin, Mou-Shiung; Chou, Chiu-Ming; Chou, Chien-Kang; Lo, Hsin-Jung, Chip structure.
  20. Lee, Jin-Yuan; Lin, Mou-Shiung; Huang, Ching-Cheng, Chip structure and process for forming the same.
  21. Lee, Jin-Yuan; Lin, Mou-Shiung; Huang, Ching-Cheng, Chip structure and process for forming the same.
  22. Kuo, Nick; Chou, Chiu-Ming; Chou, Chien-Kang; Lin, Chu-Fu, Chip structure with bumps and testing pads.
  23. Lee, Jin-Yuan; Chou, Chien-Kang; Lin, Shih-Hsiung; Kuo, Hsi-Shan, Cylindrical bonding structure and method of manufacture.
  24. Charles W. C. Lin SG, Flip chip assembly with via interconnection.
  25. Charles W. C. Lin SG, Flip chip assembly with via interconnection.
  26. Okada Takashi,JPX ; Hirano Naohiko,JPX ; Tazawa Hiroshi,JPX ; Hosomi Eiichi,JPX ; Takubo Chiaki,JPX ; Doi Kazuhide,JPX ; Hiruta Yoichi,JPX ; Shibasaki Koji,JPX, Flip-chip connection type semiconductor integrated circuit device.
  27. Cheng, Kangguo; Dalton, Timothy J.; Farooq, Mukta G.; Fitzsimmons, John A.; Hsu, Louis L., Forming semiconductor chip connections.
  28. Hsu, Louis Lu-Chen; Cheng, Kangguo; Dalton, Timothy J.; Farooq, Mukta G.; Fitzsimmons, John A., Forming semiconductor chip connections.
  29. Hsu, Louis Lu-Chen; Cheng, Kangguo; Dalton, Timothy J.; Farooq, Mukta G.; Fitzsimmons, John A., Forming semiconductor chip connections.
  30. Lee, Jin-Yaun; Lin, Mou-Shiung; Huang, Ching-Cheng, Integrated chip package structure using ceramic substrate and method of manufacturing the same.
  31. Lin, Mou-Shiung; Lee, Jin-Yuan; Huang, Ching-Cheng, Integrated chip package structure using organic substrate and method of manufacturing the same.
  32. Lin, Mou-Shiung; Lee, Jin-Yuan; Huang, Ching-Cheng, Integrated chip package structure using silicon substrate and method of manufacturing the same.
  33. Lin, Mou-Shiung; Lee, Jin-Yuan, Integrated circuit and method for fabricating the same.
  34. Lin, Mou-Shiung; Lee, Jin-Yuan, Integrated circuit and method for fabricating the same.
  35. Lin, Mou-Shiung; Lee, Jin-Yuan; Chou, Chien-Kang, Integrated circuit chips with fine-line metal and over-passivation metal.
  36. Lin, Mou-Shiung; Lee, Jin-Yuan; Chou, Chien-Kang, Integrated circuit chips with fine-line metal and over-passivation metal.
  37. Lin, Mou-Shiung; Lee, Jin-Yuan; Chou, Chien-Kang, Integrated circuit chips with fine-line metal and over-passivation metal.
  38. Lin, Mou-Shiung; Lee, Jin-Yuan; Chou, Chien-Kang, Integrated circuit chips with fine-line metal and over-passivation metal.
  39. Lin, Mou-Shiung; Lee, Jin-Yuan; Chou, Chien-Kang, Integrated circuit chips with fine-line metal and over-passivation metal.
  40. Lin, Mou-Shiung; Lee, Jin-Yuan; Chou, Chien-Kang, Integrated circuit chips with fine-line metal and over-passivation metal.
  41. Fischer, Armin; Von Glasow, Alexander, Integrated circuit with pads connected by an under-bump metallization and method for production thereof.
  42. Wark,James M., Interconnect bump plate.
  43. Lee, Jin-Yuan; Lin, Mou-Shiung; Huang, Ching-Cheng, Low fabrication cost, fine pitch and high reliability solder bump.
  44. Lee, Jin-Yuan; Lin, Mou-Shiung; Huang, Ching-Cheng, Low fabrication cost, fine pitch and high reliability solder bump.
  45. Lee, Jin-Yuan; Lei, Ming-Ta; Huang, Ching-Cheng; Lin, Chuen-Jye, Low fabrication cost, high performance, high reliability chip scale package.
  46. Lee, Jin-Yuan; Lei, Ming-Ta; Huang, Ching-Cheng; Lin, Chuen-Jye, Low fabrication cost, high performance, high reliability chip scale package.
  47. Lee, Jin-Yuan; Lei, Ming-Ta; Huang, Ching-Cheng; Lin, Chuen-Jye, Low fabrication cost, high performance, high reliability chip scale package.
  48. Yamaji Yasuhiro,JPX ; Hosomi Eiichi,JPX, Manufacturing method of semiconductor device.
  49. Lin, Mou-Shiung, Metallization structure over passivation layer for IC chip.
  50. Bohr,Mark T.; Martell,Robert W., Method and apparatus for improved power routing.
  51. Bohr,Mark T.; Martell,Robert W., Method and apparatus for improved power routing.
  52. James M Wark, Method and apparatus for testing bumped die.
  53. James M. Wark, Method and apparatus for testing bumped die.
  54. Wark James M., Method and apparatus for testing bumped die.
  55. Lee, Jin-Yuan; Lin, Mou-Shiung; Huang, Ching-Cheng, Method for fabricating chip package with die and substrate.
  56. Lee, Jin-Yuan; Chou, Chien-Kang; Lin, Shih-Hsiung; Kuo, Hsi-Shan, Method for fabricating circuit component.
  57. Lin, Charles W. C., Method for forming a ball bond connection joint on a conductive trace and conductive pad in a semiconductor chip assembly.
  58. Lin, Charles W. C.; Chiang, Cheng-Lien, Method of connecting a bumped compliant conductive trace and an insulative base to a semiconductor chip.
  59. Lin, Charles W. C.; Chiang, Cheng-Lien, Method of connecting a bumped compliant conductive trace to a semiconductor chip.
  60. Charles W. C. Lin SG; Cheng-Lien Chiang TW, Method of connecting a bumped conductive trace to a semiconductor chip.
  61. Lin, Charles W. C., Method of connecting a conductive trace and an insulative base to a semiconductor chip.
  62. Lin, Charles W. C.; Chiang, Cheng-Lien, Method of connecting a conductive trace and an insulative base to a semiconductor chip using multiple etch steps.
  63. Lin, Charles W. C.; Chiang, Cheng-Lien, Method of connecting a conductive trace and an insulative base to a semiconductor chip using multiple etch steps.
  64. Charles W. C. Lin SG, Method of connecting a conductive trace to a semiconductor chip.
  65. Lin, Charles W. C., Method of connecting a conductive trace to a semiconductor chip.
  66. Lin, Charles W. C., Method of connecting a conductive trace to a semiconductor chip using a metal base.
  67. Lin,Charles W. C., Method of connecting a conductive trace to a semiconductor chip using conductive adhesive.
  68. Chiang, Cheng-Lien; Lin, Charles W. C., Method of connecting a conductive trace to a semiconductor chip using plasma undercut etching.
  69. Lin,Charles W. C.; Chiang,Cheng Lien, Method of connecting an additively and subtractively formed conductive trace and an insulative base to a semiconductor chip.
  70. Perry,Guy, Method of forming a bond pad structure.
  71. Lin, Shih-Hsiung; Lin, Mou-Shiung, Method of joining chips utilizing copper pillar.
  72. Lin, Shih-Hsiung; Lin, Mou-Shiung, Method of joining chips utilizing copper pillar.
  73. Lin, Charles W. C.; Chiang, Cheng-Lien, Method of making a bumped terminal in a laminated structure for a semiconductor chip assembly.
  74. Lin, Charles W. C.; Chiang, Cheng-Lien, Method of making a contact terminal with a plated metal peripheral sidewall portion for a semiconductor chip assembly.
  75. Lin, Charles W. C., Method of making a pillar in a laminated structure for a semiconductor chip assembly.
  76. Charles W. C. Lin SG, Method of making a semiconductor chip assembly.
  77. Lin, Charles W. C., Method of making a semiconductor chip assembly by joining the chip to a support circuit with an adhesive.
  78. Lin,Charles W. C.; Chiang,Cheng Lien, Method of making a semiconductor chip assembly with a bumped metal pillar.
  79. Lin,Charles W. C.; Chen,Cheng Chung, Method of making a semiconductor chip assembly with a bumped terminal and a filler.
  80. Lin, Charles W. C.; Chen, Cheng-Chung, Method of making a semiconductor chip assembly with a bumped terminal, a filler and an insulative base.
  81. Lin,Charles W. C.; Chiang,Cheng Lien, Method of making a semiconductor chip assembly with a carved bumped terminal.
  82. Wang, Chia-Chung; Lin, Charles W. C., Method of making a semiconductor chip assembly with a conductive trace and a substrate.
  83. Charles W. C. Lin SG, Method of making a semiconductor chip assembly with a conductive trace subtractively formed before and after chip attachment.
  84. Lin, Charles W. C., Method of making a semiconductor chip assembly with a conductive trace subtractively formed before and after chip attachment.
  85. Lin,Charles W. C.; Chen,Cheng Chung; Chiang,Cheng Lien, Method of making a semiconductor chip assembly with a laterally aligned bumped terminal and filler.
  86. Lin,Charles W. C.; Wang,Chia Chung, Method of making a semiconductor chip assembly with a metal containment wall and a solder terminal.
  87. Wang,Chia Chung; Lin,Charles W. C., Method of making a semiconductor chip assembly with a precision-formed metal pillar.
  88. Chiang,Cheng Lien; Lin,Charles W. C., Method of making a semiconductor chip assembly with an embedded metal particle.
  89. Wang,Chia Chung; Lin,Charles W. C., Method of making a semiconductor chip assembly with an interlocked contact terminal.
  90. Lin, Charles W. C., Method of making a semiconductor chip assembly with chip and encapsulant grinding.
  91. Lin, Charles W. C.; Wang, Chia-Chung; Sigmond, David M., Method of making a semiconductor chip assembly with metal pillar and encapsulant grinding and heat sink attachment.
  92. Lin,Charles W. C.; Wang,Chia Chung, Method of making a semiconductor chip assembly with thermal conductor and encapsulant grinding.
  93. Charles W. C. Lin SG, Method of making a support circuit for a semiconductor chip assembly.
  94. Charles W. C. Lin SG, Method of making a support circuit for a semiconductor chip assembly.
  95. Charles W. C. Lin SG, Method of making a support circuit with a tapered through-hole for a semiconductor chip assembly.
  96. Lin,Charles W. C.; Chiang,Cheng Lien, Method of making a three-dimensional stacked semiconductor package with a metal pillar and a conductive interconnect in an encapsulant aperture.
  97. Lin,Charles W. C.; Chiang,Cheng Lien, Method of making a three-dimensional stacked semiconductor package with a metal pillar in an encapsulant aperture.
  98. Maruyama, Shigeyuki; Itoh, Yasuyuki; Honda, Tetsurou; Tashiro, Kazuhiro; Haseyama, Makoto; Nagashige, Kenichi; Yoneda, Yoshiyuki; Matsuki, Hirohisa, Method of testing a semiconductor device and suctioning a semiconductor device in the wafer state.
  99. Maruyama, Shigeyuki; Itoh, Yasuyuki; Honda, Tetsurou; Tashiro, Kazuhiro; Haseyama, Makoto; Nagashige, Kenichi; Yoneda, Yoshiyuki; Matsuki, Hirohisa, Method of testing a semiconductor device and suctioning a semiconductor device in the wafer state.
  100. Lee, Jin-Yuan; Chen, Ying-Chih; Lin, Mou-Shiung, Method of wire bonding over active area of a semiconductor circuit.
  101. Lee, Jin-Yuan; Chen, Ying-Chih; Lin, Mou-Shiung, Method of wire bonding over active area of a semiconductor circuit.
  102. Lee, Jin-Yuan; Chen, Ying-Chih; Lin, Mou-Shiung, Method of wire bonding over active area of a semiconductor circuit.
  103. Lee, Jin-Yuan; Chen, Ying-Chih; Lin, Mou-Shiung, Method of wire bonding over active area of a semiconductor circuit.
  104. Lee, Jin-Yuan; Chen, Ying-Chih; Lin, Mou-Shiung, Method of wire bonding over active area of a semiconductor circuit.
  105. Lee, Jin-Yuan; Chen, Ying-chih, Method of wire bonding over active area of a semiconductor circuit.
  106. Jang Syun-Ming,TWX ; Liang Mong-Song,TWX, Method to improve the adhesion of a molding compound to a semiconductor chip comprised with copper damascene structures.
  107. Lin, Mou-Shiung; Lee, Jin-Yuan, Non-cyanide gold electroplating for fine-line gold traces and gold pads.
  108. Lin, Mou-Shiung; Chou, Chiu-Ming; Chou, Chien-Kang, Post passivation interconnection process and structures.
  109. Lin, Mou-Shiung; Lee, Jin-Yuan, Post passivation interconnection schemes on top of IC chip.
  110. Lin, Mou-Shiung; Lee, Jin-Yuan, Post passivation interconnection schemes on top of IC chip.
  111. Lin, Mou-Shiung; Lee, Jin-Yuan, Post passivation interconnection schemes on top of IC chip.
  112. Lin, Mou-Shiung; Lee, Jin-Yuan, Post passivation interconnection schemes on top of IC chip.
  113. Lin, Mou-Shiung; Lee, Jin-Yuan, Post passivation interconnection schemes on top of IC chip.
  114. Lin, Mou-Shiung; Lee, Jin-Yuan, Post passivation interconnection schemes on top of IC chip.
  115. Lin, Mou-Shiung; Lee, Jin-Yuan, Post passivation interconnection schemes on top of IC chips.
  116. Lin, Mou-Shiung, Post passivation interconnection schemes on top of the IC chips.
  117. Lin, Mou-Shiung; Chou, Chiu-Ming; Chou, Chien-Kang, Post passivation interconnection schemes on top of the IC chips.
  118. Lin, Mou-Shiung; Chou, Chiu-Ming; Chou, Chien-Kang, Post passivation interconnection schemes on top of the IC chips.
  119. Lin, Mou-Shiung; Chou, Chiu-Ming; Chou, Chien-Kang, Post passivation interconnection structures.
  120. Lin, Mou-Shiung; Lee, Jin-Yuan; Lei, Ming-Ta; Huang, Ching-Cheng, Post passivation metal scheme for high-performance integrated circuit devices.
  121. Lin, Mou-Shiung; Chou, Chien-Kang; Chen, Ke-Hung, Post passivation structure for a semiconductor device and packaging process for same.
  122. Lin, Mou-Shiung; Lin, Shih Hsiung; Lo, Hsin-Jung, Process of bonding circuitry components.
  123. Huang, Ching-Cheng; Lin, Chuen-Jye; Lei, Ming-Ta; Lin, Mou-Shiung, Reliable metal bumps on top of I/O pads after removal of test probe marks.
  124. Park, Jeong-woo; Cho, Moon-gi; Lee, Ui-hyoung; Park, Sun-hee, Semiconductor assembly and semiconductor package including a solder channel.
  125. Charles W. C. Lin SG, Semiconductor chip assembly with ball bond connection joint.
  126. Lin, Charles W. C.; Chiang, Cheng-Lien, Semiconductor chip assembly with bumped conductive trace.
  127. Lin, Charles W.C.; Chiang, Cheng-Lien, Semiconductor chip assembly with bumped conductive trace.
  128. Lin,Charles W. C.; Chiang,Cheng Lien, Semiconductor chip assembly with bumped metal pillar.
  129. Charles W. C. Lin SG, Semiconductor chip assembly with bumped molded substrate.
  130. Lin,Charles W. C.; Chen,Cheng Chung, Semiconductor chip assembly with bumped terminal and filler.
  131. Lin, Charles W. C.; Chen, Cheng Chung, Semiconductor chip assembly with bumped terminal, filler and insulative base.
  132. Lin,Charles W. C.; Chiang,Cheng Lien, Semiconductor chip assembly with carved bumped terminal.
  133. Wang, Chia-Chung; Lin, Charles W. C., Semiconductor chip assembly with chip in substrate cavity.
  134. Lin, Charles W. C., Semiconductor chip assembly with elongated wire ball bonded to chip and electrolessly plated to support circuit.
  135. Chiang,Cheng Lien; Lin,Charles W. C., Semiconductor chip assembly with embedded metal particle.
  136. Leu,Chuen Rong; Lin,Charles W. C., Semiconductor chip assembly with embedded metal pillar.
  137. Leu,Chuen Rong; Lin,Charles W. C., Semiconductor chip assembly with embedded metal pillar.
  138. Lin, Charles W. C., Semiconductor chip assembly with hardened connection joint.
  139. Lin, Charles W. C., Semiconductor chip assembly with interlocked conductive trace.
  140. Lin, Charles W.C., Semiconductor chip assembly with interlocked conductive trace.
  141. Wang,Chia Chung; Lin,Charles W. C., Semiconductor chip assembly with interlocked contact terminal.
  142. Lin,Charles W. C.; Chen,Cheng Chung; Chiang,Cheng Lien, Semiconductor chip assembly with laterally aligned bumped terminal and filler.
  143. Lin,Charles W. C.; Chen,Cheng Chung, Semiconductor chip assembly with laterally aligned filler and insulative base.
  144. Lin,Charles W. C.; Wang,Chia Chung, Semiconductor chip assembly with metal containment wall and solder terminal.
  145. Wang,Chia Chung; Lin,Charles W. C., Semiconductor chip assembly with precision-formed metal pillar.
  146. Lin, Charles W. C., Semiconductor chip assembly with simultaneously electrolessly plated contact terminal and connection joint.
  147. Lin, Charles W. C., Semiconductor chip assembly with simultaneously electrolessly plated contact terminal and connection joint.
  148. Charles W. C. Lin SG, Semiconductor chip assembly with simultaneously electroplated contact terminal and connection joint.
  149. Lin, Charles W. C., Semiconductor chip assembly with simultaneously electroplated contact terminal and connection joint.
  150. Lin,Charles W. C., Semiconductor chip assembly with welded metal pillar.
  151. Lin, Charles W. C.; Chen, Cheng-Chung, Semiconductor chip assembly with welded metal pillar and enlarged plated contact terminal.
  152. Lin,Charles W. C.; Wang,Chia Chung, Semiconductor chip assembly with welded metal pillar of stacked metal balls.
  153. Lin,Charles W. C., Semiconductor chip assembly with welded metal pillar that includes enlarged ball bond.
  154. Lin, Mou-Shiung; Lee, Jin-Yuan, Semiconductor chip structure.
  155. Lin, Mou-Shiung; Yen, Huei-Mei; Lo, Hsin-Jung; Chou, Chiu-Ming; Chen, Ke-Hung, Semiconductor chip with a bonding pad having contact and test areas.
  156. Lee, Wen-Chieh; Lin, Mou-Shiung; Chou, Chien-Kang; Liu, Yi-Cheng; Chou, Chiu-Ming; Lee, Jin-Yuan, Semiconductor chip with coil element over passivation layer.
  157. Lee, Wen-Chieh; Lin, Mou-Shiung; Chou, Chien-Kang; Liu, Yi-Cheng; Chou, Chiu-Ming; Lee, Jin-Yuan, Semiconductor chip with coil element over passivation layer.
  158. Chou, Chiu-Ming; Chou, Chien-Kang; Lin, Ching-San; Lin, Mou-Shiung, Semiconductor chip with passivation layer comprising metal interconnect and contact pads.
  159. Lin, Mou-Shiung; Lo, Hsin-Jung; Chou, Chien-Kang; Chou, Chiu-Ming; Lin, Ching-San, Semiconductor chip with post-passivation scheme formed over passivation layer.
  160. Lin, Mou-Shiung; Lo, Hsin-Jung; Chou, Chien-Kang; Chou, Chiu-Ming; Lin, Ching-San, Semiconductor chip with post-passivation scheme formed over passivation layer.
  161. Yanagida, Toshiharu, Semiconductor device and method of fabricating the same.
  162. Yanagida, Toshiharu, Semiconductor device and method of fabricating the same.
  163. Takewaki,Toshiyuki; Oda,Noriaki, Semiconductor device and method of manufacturing the same.
  164. Takewaki,Toshiyuki; Oda,Noriaki, Semiconductor device and method of manufacturing the same.
  165. Maruyama,Shigeyuki; Itoh,Yasuyuki; Honda,Tetsurou; Tashiro,Kazuhiro; Haseyama,Makoto; Nagashige,Kenichi; Yoneda,Yoshiyuki; Matsuki,Hirohisa, Semiconductor device having an alignment mark formed by the same material with a metal post.
  166. Lin, Mou-Shiung; Lee, Jin-Yuan; Huang, Ching-Cheng, Semiconductor package with interconnect layers.
  167. Lin, Mou-Shiung, Solder interconnect on IC chip.
  168. Lin, Mou-Shiung; Lei, Ming-Ta; Lin, Chuen-Jye, Structure and manufacturing method of a chip scale package.
  169. Chou, Chiu-Ming; Lin, Mou-Shiung, Structure of gold bumps and gold conductors on one IC die and methods of manufacturing the structures.
  170. Lin, Charles W. C., Support circuit with a tapered through-hole for a semiconductor chip assembly.
  171. Lin,Charles W. C.; Chiang,Cheng Lien, Three-dimensional stacked semiconductor package with metal pillar in encapsulant aperture.
  172. Lin, Mou-Shiung, Top layers of metal for high performance IC's.
  173. Lin, Mou-Shiung, Top layers of metal for high performance IC's.
  174. Lin, Mou-Shiung, Top layers of metal for high performance IC's.
  175. Lin, Mou-Shiung, Top layers of metal for high performance IC's.
  176. Lin, Mou-Shiung, Top layers of metal for high performance IC's.
  177. Lin, Mou-Shiung, Top layers of metal for high performance IC's.
  178. Lin, Mou-Shiung, Top layers of metal for high performance IC's.
  179. Lin, Mou-Shiung; Lee, Jin-Yuan, Top layers of metal for high performance IC's.
  180. Lin, Mou-Shiung; Lee, Jin-Yuan, Top layers of metal for high performance IC's.
  181. Lin, Mou-Shiung; Lee, Jin-Yuan, Top layers of metal for high performance IC's.
  182. Lin, Mou-Shiung; Chou, Chiu-Ming; Chou, Chien-Kang, Top layers of metal for integrated circuits.
  183. Jang Syun-Ming,TWX, Top metal and passivation procedures for copper damascene structures.
  184. Chou, Chien-Kang; Chou, Chiu-Ming; Lin, Li-Ren; Lin, Chu-Fu, Wafer level processing method and structure to manufacture two kinds of interconnects, gold and solder, on one wafer.
  185. Lin, Mou-Shiung, Wirebond over post passivation thick metal.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로