$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Support assembly for mounting an integrated circuit package on a surface 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • H05K-007/02
출원번호 US-0710573 (1996-09-19)
발명자 / 주소
  • Hawthorne Emily
  • McCormick John
출원인 / 주소
  • LSI Logic Corporation
인용정보 피인용 횟수 : 30  인용 특허 : 17

초록

A thin dielectric substrate bearing a plurality of conductive leads has a hole circumscribed by the substrate in which is positioned a die having pads that are bonded to ends of leads carried by the substrate and projecting into the hole for contact with the die pads. The leads include free outer en

대표청구항

[ We claim:] [25.] A support assembly for mounting an integrated circuit package on a surface, the package including an integrated circuit die and a substrate having a plurality of leads extending outwardly therefrom, said support assembly comprising:a base for supporting the package;a plurality of

이 특허에 인용된 특허 (17)

  1. Crafts Douglas (San Jose CA), Bellows lid for c4 flip-chip package.
  2. Tsuji Mutsuo (Tokyo JPX), Chip carrier.
  3. Funari Joseph (Vestal NY) Green Mary C. (Endicott NY) Reynolds Scott D. (Endwell NY) Sammakia Bahgat G. (Johnson City NY), Electronic package with improved heat sink.
  4. Lindsay Paul H. (Vernon NY), Heat sink assembly for protecting pins of electronic devices.
  5. Matta Farid (Mountain View CA) Douglas Kevin (San Mateo CA) Pendse Rajendra D. (Fremont CA) Afshari Brahram (Los Altos CA) Scholz Kenneth D. (Palo Alto CA), Integrated circuit demountable TAB apparatus.
  6. Hawthorne Emily (San Francisco CA) McCormick John (Redwood City CA), Location and standoff pins for chip on tape.
  7. Hawthorne Emily (Mountain View CA), Method for mounting a microelectronic circuit peripherally-leaded package including integral support member with spacer.
  8. Cossutta ; Giuseppe ; Cellai ; Marino, Molded body incorporating heat dissipator.
  9. Berg William E. (Portland OR), Mounting a hybrid circuit to a circuit board.
  10. Berg William E. (Portland OR), Mounting an integrated circuit chip to an etched circuit board.
  11. Casto James J. (Austin TX) McShane Michael B. (Austin TX) Lin Paul T. (Austin TX), Plastic pad array electronic AC device.
  12. Eytcheson Charles T. (Macy IN), Power semiconductor device assembly having a lead frame with interlock members.
  13. Bolger Justin C. (27 Rolling La. Dover MA 02172), Pre-formed chip carrier cavity package.
  14. Shibata Kazutaka (Kyoto JPX), Resin encapsulated semiconductor device with an electrically insulating support and distortion preventing member.
  15. McMahon John Francis, Shared socket multi-chip module and/or piggyback pin grid array package.
  16. Lauffer Donald K. (San Diego CA) Sanwo Ikuo J. (San Marcos CA) Rostek Paul M. (San Diego CA), Stackable integrated circuit chip package with improved heat removal.
  17. Parks Howard L. (Los Gatos CA), Three-dimensional microelectronic package for semiconductor chips.

이 특허를 인용한 특허 (30)

  1. Bolken, Todd O.; Peters, David L., Apparatus for encapsulating a multi-chip substrate array.
  2. Bolken,Todd O.; Peters,David L., Apparatus for encapsulating a multi-chip substrate array.
  3. Martin, Norbert; Ruf, Christoph, Assembly device and method for assembling an electronic component.
  4. Shu, Min-Fong; Tseng, Yi-Hsiu; Chen, Kuan-Neng; Kuo, Shu-Chiao, Bonding structure for semiconductor package and method of manufacturing the same.
  5. Kobayashi,Hitoshi; Nagashima,Mitsunori, Circuit board.
  6. Hiroaki Yamaguchi JP; Yasuhito Shimomura JP, Flat-type semiconductor stack.
  7. Moden, Walter L.; Corisis, David J.; Kinsman, Larry D.; Mess, Leonard E., Heat sink with alignment and retaining features.
  8. Moden, Walter L.; Corisis, David J.; Kinsman, Larry D.; Mess, Leonard E., Heat sink with alignment and retaining features.
  9. Wong, Thomas; Ulen, Neal; Davison, Peter; Shah, Ketan, Integrated circuit heat sink support and retention mechanism.
  10. Wong, Thomas; Ulen, Neal; Davison, Peter; Shah, Ketan, Integrated circuit heat sink support and retention mechanism.
  11. Bolken, Todd O.; Peters, David L., Method and apparatus for encapsulating a multi-chip substrate array.
  12. Brand,Joseph M., Method and apparatus for removing encapsulating material from a packaged microelectronic device.
  13. Bolken, Todd O.; Peters, David L., Method for encapsulating a multi-chip substrate array.
  14. Matsui,Kuniyasu, Method for manufacturing semiconductor device, semiconductor device, circuit board, and electronic apparatus.
  15. Sagata, Koji, Non-contact charging system, non-contact charging method, non-contact charging type vehicle, and non-contact charging management apparatus.
  16. Lin, Tai-Wei; Yun, Chi-Chui; Huang, Jia-Bin; Tan, Zeu-Chia; Lai, Wan-chen, Optoelectronic semiconductor package and method for attaching heat dissipation element thereto.
  17. Blake,Steven T.; Christianson,Ross H.; Zucollo,Michael L.; Madson,Randy J., Packaging tray for disk drive head suspension assemblies.
  18. Chin, Karen; Wong, Chee Lim, Programmable controller component with assembly alignment features.
  19. Chin, Karen; Wong, Chee Lim, Programmable controller component with assembly alignment features.
  20. Nishimura,Koshi; Nagashima,Mitsunori, Protection circuit module and battery pack incorporating the same.
  21. Nishimura,Koshi; Nagashima,Mitsunori, Protection circuit module and battery pack incorporating the same.
  22. Fratti Roger Anthony ; Bowen John Wayne ; Daugherty Dwight David ; Jiang Xiaohong, Self alignment device for ball grid array devices.
  23. Imai, Hideo, Semiconductor device having stacked substrates with protruding and recessed electrode connection.
  24. Imai, Hideo, Semiconductor device having stacked substrates with protruding and recessed electrode connection.
  25. Nakajima, Yoshihiro; Fukuizumi, Akira, Semiconductor device with uneven metal plate to improve adhesion to molding compound.
  26. Shu, Min-Fong; Tseng, Yi-Hsiu; Chen, Kuan-Neng; Kuo, Shu-Chiao, Sloped bonding structure for semiconductor package.
  27. Tsuchiyama,Yuji, Spacer for mounting a chip package to a substrate.
  28. Ellsberry,Mark; Schmitz,Charles E.; Chen,Chi She; Allison,Victor, Stackable electronic assembly.
  29. Xing, Andrew, System and method for mounting a stack-up structure.
  30. Jiang, Tongbi, Thermally conductive adhesive tape for semiconductor devices and method for using the same.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로