$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Method and apparatus for controlling configuration memory contexts of processing elements in a network of multiple cont 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • G06F-015/177
  • H03K-019/177
출원번호 US-0962141 (1997-10-31)
발명자 / 주소
  • Mirsky Ethan
  • French Robert
  • Eslick Ian
출원인 / 주소
  • Silicon Spice
대리인 / 주소
    Blakely, Sokoloff, Taylor & Zafman
인용정보 피인용 횟수 : 167  인용 특허 : 17

초록

A method and apparatus for providing local control of processing elements in a network of multiple context processing element are provided. A multiple context processing element is configured to store a number of configuration memory contexts. This multiple context processing element maintains data

대표청구항

[ What is claimed is:] [1.] A method for controlling a first multiple context processing element, wherein the first multiple context processing element is configured to store a plurality of configuration memory contexts, the method comprising the steps of:receiving state information from at least on

이 특허에 인용된 특허 (17)

  1. Mohamed Ahmed Hassan, Architecture and method for sharing TLB entries through process IDS.
  2. Deering Michael F. (Mountain View CA), Arithmetic logic system using the output of a first alu to control the operation of a second alu.
  3. Freeman Ross H. (San Jose CA), Configurable electrical circuit having configurable logic elements and configurable interconnects.
  4. Popli Sanjay (Sunnyvale CA) Pickett Scott (Los Gatos CA) Hawley David (Belmont CA) Moni Shankar (Santa Clara CA) Camarota Rafael C. (San Jose CA), Configuration features in a configurable logic array.
  5. DeHon Andre ; Knight ; Jr. Thomas F. ; Tau Edward ; Bolotski Michael ; Eslick Ian ; Chen Derrick ; Brown Jeremy, Dynamically programmable gate array with multiple contexts.
  6. Casselman Steven Mark (Reseda CA), FPGA virtual computer for executing a sequence of program instructions by successively reconfiguring a group of FPGA in.
  7. Kean Thomas A. (Edinburgh GB6), Hierarchically connectable configurable cellular array.
  8. Cook Peter W. (Mount Kisco NY), IC chips including ALUs and identical register files whereby a number of ALUs directly and concurrently write results to.
  9. Guyer James M. (Marlboro MA) Epstein David I. (Framingham MA) Keating David L. (Holliston MA) Anderson Walker (Arlington MA) Veres James E. (Framingham MA) Kimmens Harold R. (Hudson MA), Method and apparatus for enhancing the operation of a data processing system.
  10. Leung Wai-Bor (Wescosville PA), Method and apparatus for verifying whether a bitstream received by a field programmable gate array (FPGA) is intended fo.
  11. Yetter Jeffry D., Method and apparatus to eliminate redundant mapping in a TLB utilizing variable sized pages.
  12. Chiarulli Donald M. (4724 Newcomb Dr. Baton Rouge LA 70808) Rudd W. G. (Dept. of Computer Science Oregon State University Corvallis OR 97331) Buell Duncan A. (1212 Chippenham Dr. Baton Rouge LA 70808, Processor utilizing reconfigurable process segments to accomodate data word length.
  13. Agrawal Om P. (San Jose CA) Wright Michael J. (Menlo Park CA) Shen Ju (San Jose CA), Programmable gate array with improved interconnect structure, input/output structure and configurable logic block.
  14. Ong Randy T. (Cupertino CA), Programmable logic device which stores more than one configuration and means for switching configurations.
  15. Trimberger Stephen M. ; Carberry Richard A. ; Johnson Robert Anders ; Wong Jennifer, Programmable logic device with hierarchical confiquration and state storage.
  16. Saccardi Raymond J. (Laurel MD), Reconfigurable pipelined processor.
  17. Gorin Allen L. (Fair Lawn NJ) Makofsky Patrick A. (Randolph NJ) Morton Nancy (Dover NJ) Oliver Neal C. (Madison NJ) Shively Richard R. (Convent Station NJ) Stanziola Christopher A. (Hyde Park NY), Reconfigurable signal processor.

이 특허를 인용한 특허 (167)

  1. Fujii, Taro; Motomura, Masato; Furuta, Koichiro, Array type processor with state transition controller identifying switch configuration and processing element instruction address.
  2. Wolrich,Gilbert; Adiletta,Matthew J.; Wheeler,William R.; Bernstein,Debra; Hooper,Donald F., Branch instruction for processor with branching dependent on a specified bit in a register.
  3. Bernstein,Debra; Kornfeld,Serge; Johnson,Desmond R.; Hooper,Donald F.; Guilford,James D.; Muratori,Richard D., Breakpoint method for parallel hardware threads in multithreaded processor.
  4. Wolrich, Gilbert; Bernstein, Debra; Adiletta, Matthew J., Bus interface with a first-in-first-out memory.
  5. Vorbach, Martin; Baumgarte, Volker; Ehlers, Gerd, Bus systems and reconfiguration methods.
  6. Vorbach, Martin, Chip including memory element storing higher level memory data on a page by page basis.
  7. Vorbach, Martin; Münch, Robert, Circuit having a multidimensional structure of configurable cells that include multi-bit-wide inputs and outputs.
  8. Wolrich,Gilbert; Bernstein,Debra; Adiletta,Matthew J., Communication between processors.
  9. Vorbach, Martin; Nuckel, Armin, Configurable logic integrated circuit having a multidimensional structure of configurable elements.
  10. Vorbach, Martin; Nückel, Armin, Configurable logic integrated circuit having a multidimensional structure of configurable elements.
  11. Wilkinson, III,Hugh M.; Rosenbluth,Mark B.; Adiletta,Matthew J.; Bernstein,Debra; Wolrich,Gilbert, Context pipelines.
  12. Scalera Stephen M. ; Vazquez Jose R., Context switchable field programmable gate array with public-private addressable sharing of intermediate data.
  13. Wolrich,Gilbert; Rosenbluth,Mark B.; Bernstein,Debra; Adiletta,Matthew J., Control mechanisms for enqueue and dequeue operations in a pipelined network processor.
  14. Toi,Takao; Awashima,Toru; Miyazawa,Yoshiyuki; Nakamura,Noritsugu; Fujii,Taro; Furuta,Koichiro; Motomura,Masato, Data processing apparatus and method for generating the data of an object program for a parallel operation apparatus.
  15. Vorbach, Martin; Thomas, Alexander, Data processing device and method.
  16. Vorbach, Martin; Thomas, Alexander, Data processing device and method.
  17. Vorbach, Martin; Thomas, Alexander, Data processing device and method.
  18. Vorbach, Martin; Becker, Jürgen; Weinhardt, Markus; Baumgarte, Volker; May, Frank, Data processing method and device.
  19. Vorbach, Martin; Becker, Jürgen; Weinhardt, Markus; Baumgarte, Volker; May, Frank, Data processing method and device.
  20. Vorbach, Martin, Data processing system.
  21. Vorbach, Martin; Becker, Jürgen; Weinhardt, Markus; Baumgarte, Volker; May, Frank, Data processing system having integrated pipelined array data processor.
  22. Vorbach, Martin; May, Frank; Reichardt, Dirk; Lier, Frank; Ehlers, Gerd; Nückel, Armin; Baumgarte, Volker; Rao, Prashant; Oertel, Jens, Data processor chip with flexible bus system.
  23. Vorbach, Martin; Münch, Robert, Data processor having disabled cores.
  24. Wolrich, Gilbert; Rosenbluth, Mark B.; Bernstein, Debra; Adiletta, Matthew J., Data transfer mechanism using unidirectional pull bus and push bus.
  25. Vorbach, Martin, Device including a field having function cells and information providing cells controlled by the function cells.
  26. Khan, Shoab Ahmad; Rahmatullah, Muhammad Mohsin, Distributed processing architecture with scalable processing layers.
  27. Wolrich,Gilbert; Adiletta,Matthew I.; Wheeler,William; Bernstein,Debra; Hooper,Donald, Double shift instruction for micro engine used in multithreaded parallel processor architecture.
  28. Sutou, Shin-ichi, Dynamic reconfigurable circuit with a plurality of processing elements, data network, configuration memory, and immediate value network.
  29. Hanrahan, Shaila, Faster scalable floorplan which enables easier data control flow.
  30. Kundu, Arunangshu; Goldfein, Arnold; Plants, William C.; Hightower, David, Field programmable gate array and microcontroller system-on-a-chip.
  31. Kundu, Arunangshu; Goldfein, Arnold; Plants, William C.; Hightower, David, Field programmable gate array and microcontroller system-on-a-chip.
  32. Hooper,Donald F.; Wilde,Myles J.; Adiletta,Matthew J.; Wolrich,Gilbert, Flow control in a network environment.
  33. Wolrich, Gilbert; Rosenbluth, Mark B.; Bernstein, Debra; Sweeney, John; Guilford, James D., Free list and ring data structure management.
  34. Wolrich,Gilbert; Rosenbluth,Mark B.; Bernstein,Debra; Sweeney,John; Guilford,James D., Free list and ring data structure management.
  35. Vorbach, Martin; May, Frank, Hardware definition method including determining whether to implement a function as hardware or software.
  36. Martin Vorbach DE; Robert Munch DE, I/O and memory bus system for DFPS and units with two or multi-dimensional programmable cell architectures.
  37. Vorbach, Martin; Münch, Robert, I/O and memory bus system for DFPS and units with two- or multi-dimensional programmable cell architectures.
  38. Vorbach, Martin; Münch, Robert, I/O and memory bus system for DFPS and units with two- or multi-dimensional programmable cell architectures.
  39. Vorbach,Martin; M��nch,Robert, I/O and memory bus system for DFPS and units with two-or multi-dimensional programmable cell architectures.
  40. Vorbach, Martin; Munch, Robert, I/O and memory bus system for DFPs and units with two- or multi-dimensional programmable cell architectures.
  41. Vorbach, Martin; Munch, Robert, I/O and memory bus system for DFPs and units with two- or multi-dimensional programmable cell architectures.
  42. Vorbach,Martin; M?nch,Robert, I/O and memory bus system for DFPs and units with two-or multi-dimensional programmable cell architectures.
  43. Vorbach,Martin; M체nch,Robert, Internal bus system for DFPS and units with two-or multi-dimensional programmable cell architectures, for managing large volumes of data with a high interconnection complexity.
  44. Vorbach, Martin; May, Frank; Reichardt, Dirk; Lier, Frank; Ehlers, Gerd; Nückel, Armin; Baumgarte, Volker; Rao, Prashant; Oertel, Jens, Logic cell array and bus system.
  45. Vorbach, Martin; May, Frank; Reichardt, Dirk; Lier, Frank; Ehlers, Gerd; Nückel, Armin; Baumgarte, Volker; Rao, Prashant; Oertel, Jens, Logic cell array and bus system.
  46. Vorbach, Martin; May, Frank; Reichardt, Dirk; Lier, Frank; Ehlers, Gerd; Nückel, Armin; Baumgarte, Volker; Rao, Prashant; Oertel, Jens, Logic cell array and bus system.
  47. Vorbach, Martin; May, Frank; Reichardt, Dirk; Lier, Frank; Ehlers, Gerd; Nückel, Armin; Baumgarte, Volker; Rao, Prashant; Oertel, Jens, Logical cell array and bus system.
  48. Rosenbluth,Mark B.; Wolrich,Gilbert; Bernstein,Debra, Mechanism for providing early coherency detection to enable high performance memory updates in a latency sensitive multithreaded environment.
  49. Wheeler,William R.; Burres,Bradley; Adiletta,Matthew J.; Wolrich,Gilbert, Memory controller for processor having multiple multithreaded programmable units.
  50. Wheeler, William R.; Burres, Bradley; Adiletta, Matthew J.; Wolrich, Gilbert, Memory controllers for processor having multiple programmable units.
  51. Wolrich, Gilbert; Rosenbluth, Mark B., Memory interleaving.
  52. Wolrich,Gilbert; Rosenbluth,Mark B.; Adiletta,Matthew J., Memory interleaving.
  53. Wolrich, Gilbert; Bernstein, Debra; Cutter, Daniel; Dolan, Christopher; Adiletta, Matthew J., Memory mapping in a processor having multiple programmable units.
  54. Wolrich, Gilbert; Bernstein, Debra; Cutter, Daniel; Dolan, Christopher; Adiletta, Matthew J., Memory mapping in a processor having multiple programmable units.
  55. Wolrich, Gilbert; Bernstein, Debra; Cutter, Daniel; Dolan, Christopher; Adiletta, Matthew J., Memory mapping in a processor having multiple programmable units.
  56. Wolrich, Gilbert; Bernstein, Debra; Cutter, Daniel; Dolan, Christopher; Adiletta, Matthew J., Memory mapping in a processor having multiple programmable units.
  57. Wolrich, Gilbert; Bernstein, Debra; Cutter, Daniel; Dolan, Christopher; Adiletta, Matthew J., Memory mapping in a processor having multiple programmable units.
  58. Wolrich, Gilbert; Bernstein, Debra; Cutter, Daniel; Dolan, Christopher; Adiletta, Matthew J., Memory mapping in a processor having multiple programmable units.
  59. Wolrich, Gilbert; Bernstein, Debra; Adiletta, Matthew J.; Hooper, Donald F., Method and apparatus for gigabit packet assignment for multithreaded packet processing.
  60. Wolrich, Gilbert; Adiletta, Matthew J.; Wheeler, William, Method and apparatus for providing large register address space while maximizing cycletime performance for a multi-threaded register file set.
  61. Kuo,Chen Chi; Lakshmanamurthy,Sridhar; Natarajan,Rohit; Liu,Kin Yip; Chandra,Prashant R.; Guilford,James D., Method and apparatus utilizing non-uniformly distributed DRAM configurations and to detect in-range memory address matches.
  62. Vorbach, Martin; May, Frank; Nuckel, Armin, Method and device for processing data.
  63. Vorbach, Martin; May, Frank; Nuckel, Armin, Method and device for processing data.
  64. Kakumani, Badari N.; Brady, Erik E.; Klashinsky, Karl B., Method and system for using virtual labels in a software configuration management system.
  65. Vorbach, Martin; Munch, Robert, Method for deadlock-free configuration of dataflow processors and modules with a two- or multidimensional programmable cell structure (FPGAs, DPGAs, etc.).
  66. Vorbach, Martin, Method for debugging reconfigurable architectures.
  67. Vorbach, Martin, Method for debugging reconfigurable architectures.
  68. Vorbach, Martin; May, Frank; Nückel, Armin, Method for debugging reconfigurable architectures.
  69. Vorbach,Martin, Method for debugging reconfigurable architectures.
  70. Vorbach,Martin; May,Frank; N체ckel,Armin, Method for debugging reconfigurable architectures.
  71. Martin Vorbach DE; Robert Munch DE, Method for hierarchical caching of configuration data having dataflow processors and modules having two-or multidimensional programmable cell structure (FPGAs, DPGAs, etc.)--.
  72. Vorbach, Martin; Nückel, Armin, Method for interleaving a program over a plurality of cells.
  73. Vorbach, Martin; May, Frank; Weinhardt, Markus; Cardoso, Joao Manuel Paiva, Method for processing data.
  74. Vorbach, Martin; Nückel, Armin; May, Frank; Weinhardt, Markus; Cardoso, Joao Manuel Paiva, Method for processing data.
  75. Vorbach, Martin; May, Frank; Nückel, Armin, Method for the translation of programs for reconfigurable architectures.
  76. May,Frank; N?ckel,Armin; Vorbach,Martin, Method for translating programs for reconfigurable architectures.
  77. Vorbach, Martin; Munch, Robert, Method of hierarchical caching of configuration data having dataflow processors and modules having two-or multidimensional programmable cell structure (FPGAs, DPGAs , etc.).
  78. Vorbach,Martin; M체nch,Robert, Method of hierarchical caching of configuration data having dataflow processors and modules having two-or multidimensional programmable cell structure (FPGAs, DPGAs, etc.).
  79. Vorbach, Martin; Baumgarte, Volker; May, Frank; Nuckel, Armin, Method of processing data with an array of data processors according to application ID.
  80. Vorbach, Martin; Munch, Robert, Method of repairing integrated circuits.
  81. Vorbach, Martin; Munch, Robert, Method of self-synchronization of configurable elements of a programmable module.
  82. Vorbach, Martin; Munch, Robert M., Method of self-synchronization of configurable elements of a programmable module.
  83. Vorbach, Martin; Münch, Robert M., Method of self-synchronization of configurable elements of a programmable module.
  84. Vorbach, Martin; Münch, Robert M., Method of self-synchronization of configurable elements of a programmable module.
  85. Vorbach, Martin; Münch, Robert M., Method of self-synchronization of configurable elements of a programmable module.
  86. Vorbach,Martin; M체nch,Robert, Method of self-synchronization of configurable elements of a programmable module.
  87. Vorbach, Martin; M?nch, Robert, Method of self-synchronization of configurable elements of a programmable unit.
  88. Vorbach, Martin; Munch, Robert, Method of self-synchronization of configurable elements of a programmable unit.
  89. Edwin F. Barry ; Gerald G. Pechanek ; Thomas L. Drabenstott ; Edward A. Wolff ; Nikos P. Pitsianis ; Grayson Morris, Methods and apparatus for manarray PE-PE switch control.
  90. Barry, Edwin F.; Pechanek, Gerald G.; Strube, David Carl, Methods and apparatus for providing context switching between software tasks with reconfigurable control.
  91. Goldfinch, Jonathan Lasselet, Methods and apparatus for reconfiguring programmable devices.
  92. Vorbach, Martin; Baumgarte, Volker, Methods and devices for treating and processing data.
  93. Vorbach, Martin; Baumgarte, Volker, Methods and devices for treating and processing data.
  94. Vorbach, Martin; Baumgarte, Volker, Methods and devices for treating and processing data.
  95. Vorbach,Martin; Baumgarte,Volker, Methods and devices for treating and processing data.
  96. Vorbach, Martin, Methods and devices for treating and/or processing data.
  97. Metlapalli, Kumar C., Methods and systems for computing platform.
  98. Pang, Jon Laurent; Usman, Mohammad; Khan, Shoab Ahmad; Rahmatullah, Muhammad Mohsin, Methods and systems for managing variable delays in packet transmission.
  99. Vorbach, Martin; Baumgarte, Volker; May, Frank; Nuckel, Armin, Methods and systems for transferring data between a processing device and external devices.
  100. Bernstein,Debra; Hooper,Donald F.; Adiletta,Matthew J.; Wolrich,Gilbert; Wheeler,William, Microengine for parallel processor architecture.
  101. Huppenthal, Jon M.; Caliga, David E., Multi-adaptive processing systems and techniques for enhancing parallelism and performance of computational functions.
  102. Huppenthal,Jon M.; Caliga,David E., Multi-adaptive processing systems and techniques for enhancing parallelism and performance of computational functions.
  103. Vorbach, Martin; Baumgarte, Volker; May, Frank; Nuckel, Armin, Multi-processor bus and cache interconnection system.
  104. Vorbach, Martin, Multi-processor with selectively interconnected memory units.
  105. Vorbach, Martin, Multi-processor with selectively interconnected memory units.
  106. Hooper,Donald F.; Adiletta,Matthew J., Multi-threaded round-robin receive for fast network port.
  107. Hooper,Donald F.; Adiletta,Matthew J.; Wolrich,Gilbert M., Multi-threaded sequenced receive for fast network port stream of packets.
  108. Hooper,Donald F.; Kalkunte,Suresh, Multiple calendar schedule reservation structure and method.
  109. Vorbach, Martin; Baumgarte, Volker, Multiprocessor having runtime adjustable clock and clock dependent power supply.
  110. Rosenbluth,Mark B.; Wolrich,Gilbert; Bernstein,Debra; Wilde,Myles J.; Adiletta,Matthew J., Multiprocessor infrastructure for providing flexible bandwidth allocation via multiple instantiations of separate data buses, control buses and support mechanisms.
  111. Hooper,Donald F.; Hirnak,Stephanie L., Multiprotocol decapsulation/encapsulation control structure and packet protocol conversion method.
  112. Rosenbluth,Mark B.; Wolrich,Gilbert; Bernstein,Debra, Multithreaded microprocessor with register allocation based on number of active threads.
  113. Wolrich, Gilbert; Bernstein, Debra; Adiletta, Matthew J.; Wheeler, William, Parallel multi-threaded processing.
  114. Adiletta, Matthew J.; Wolrich, Gilbert; Wheeler, William, Parallel multithreaded processor with plural microengines executing multiple threads each microengine having loadable microcode.
  115. Wilkinson, III, Hugh M.; Adiletta, Matthew J.; Wolrich, Gilbert; Rosenbluth, Mark B.; Bernstein, Debra; Wilde, Myles J., Parallel processor with functional pipeline providing programming engines by supporting multiple contexts and critical section.
  116. Vorbach, Martin, Parallel task operation in processor and reconfigurable coprocessor configured based on information in link list including termination information for synchronization.
  117. Vorbach, Martin; Baumgarte, Volker; Ehlers, Gerd; May, Frank; Nückel, Armin, Pipeline configuration protocol and configuration unit communication.
  118. Vorbach, Martin; Baumgarte, Volker; Ehlers, Gerd; May, Frank; Nückel, Armin, Pipeline configuration protocol and configuration unit communication.
  119. Vorbach,Martin; Baumgarte,Volker; Ehlers,Gerd; May,Frank; N체ckel,Armin, Pipeline configuration unit protocols and communication.
  120. Wolrich, Gilbert; Bernstein, Debra; Adiletta, Matthew J., Port blocking technique for maintaining receive packet ordering for a multiple ethernet port switch.
  121. Lee,Ming Hau; Kurdahi,Fadi, Power saving method and arrangement for a configurable processor array.
  122. Vorbach, Martin; Münch, Robert, Process for automatic dynamic reloading of data flow processors (DFPs) and units with two- or three-dimensional programmable cell architectures (FPGAs, DPGAs, and the like).
  123. Martin Vorbach DE; Robert Munch DE, Process for automatic dynamic reloading of data flow processors (dfps) and units with two-or-three-dimensional programmable cell architectures (fpgas, dpgas, and the like).
  124. Hooper,Donald F.; Rosenbluth,Mark B.; Wolrich,Gilbert; Adiletta,Matthew J.; Wilkinson, III,Hugh M.; Kushlis,Robert J., Processing a data packet.
  125. Wolrich,Gilbert; Rosenbluth,Mark B.; Bernstein,Debra, Processing data packets.
  126. Wilkinson, III,Hugh M.; Adiletta,Matthew J.; Wolrich,Gilbert; Rosenbluth,Mark B.; Bernstein,Debra; Wilde,Myles J., Processing packet sequence using same function set pipelined multiple threads spanning over multiple processing engines and having exclusive data access.
  127. Vorbach, Martin, Processor arrangement on a chip including data processing, memory, and interface elements.
  128. Vorbach, Martin; Münch, Robert, Processor chip for reconfigurable data processing, for processing numeric and logic operations and including function and interconnection control units.
  129. Vorbach, Martin; Nückel, Armin, Processor chip including a plurality of cache elements connected to a plurality of processor cores.
  130. Wolrich, Gilbert; Adiletta, Matthew; Wheeler, William R., Processor having a dedicated hash unit integrated within.
  131. Nakaya Shogo,JPX, Programmable function block.
  132. Wolrich, Gilbert; Bernstein, Debra; Adiletta, Matthew; Wheeler, William, Providing real-time control data for a network processor.
  133. Wolrich,Gilbert; Rosenbluth,Mark B.; Bernstein,Debra, Queue array caching in network devices.
  134. Wolrich, Gilbert; Rosenbluth, Mark B.; Bernstein, Debra, Queue arrays in network devices.
  135. Wolrich,Gilbert; Rosenbluth,Mark B.; Bernstein,Debra; Hooper,Donald F., Queue management.
  136. Inuo, Takeshi, Reconfigurable electric computer, semiconductor integrated circuit and control method, program generation method, and program for creating a logic circuit from an application program.
  137. Vorbach, Martin, Reconfigurable elements.
  138. Vorbach, Martin, Reconfigurable elements.
  139. Vorbach, Martin; Baumgarte, Volker, Reconfigurable general purpose processor having time restricted configurations.
  140. Smith, Graeme Roy; Wilkes, Dyson, Reconfigurable integrated circuit.
  141. John Morelli ; H. Richard Kendall, Reconfigurable logic for a computer.
  142. Vorbach,Martin; M?nch,Robert, Reconfigurable multidimensional array processor allowing runtime reconfiguration of selected individual array cells.
  143. Vorbach, Martin, Reconfigurable sequencer structure.
  144. Vorbach, Martin, Reconfigurable sequencer structure.
  145. Vorbach, Martin, Reconfigurable sequencer structure.
  146. Vorbach, Martin, Reconfigurable sequencer structure.
  147. Vorbach,Martin, Reconfigurable sequencer structure.
  148. Wolrich, Gilbert; Adiletta, Matthew J.; Wheeler, William R.; Bernstein, Debra; Hooper, Donald F., Register set used in multithreaded parallel processor architecture.
  149. Wolrich, Gilbert; Adiletta, Matthew J; Wheeler, William R.; Bernstein, Debra; Hooper, Donald F., Register set used in multithreaded parallel processor architecture.
  150. Wolrich,Gilbert; Rosenbluth,Mark B.; Bernstein,Debra; Adiletta,Matthew J.; Wilkinson, III,Hugh M., Registers for data transfers.
  151. Vorbach, Martin; Bretz, Daniel, Router.
  152. Vorbach,Martin; Bretz,Daniel, Router.
  153. Vorbach, Martin; Münch, Robert, Runtime configurable arithmetic and logic cell.
  154. Vorbach, Martin; Münch, Robert, Runtime configurable arithmetic and logic cell.
  155. Wheeler,William R.; Burres,Bradley; Adiletta,Matthew J.; Wolrich,Gilbert, SDRAM controller for parallel processor architecture.
  156. Kalkunte,Suresh S.; Hooper,Donald F., Scheduling system for transmission of cells to ATM virtual circuits and DSL ports.
  157. Wolrich, Gilbert; Bernstein, Debra; Adiletta, Matthew, Scratchpad memory.
  158. Tanaka, Hiroshi; Akita, Yohei; Honmura, Tetsuro; Arakawa, Fumio; Tsunoda, Takanobu, Semiconductor integrated circuit including multiple basic cells formed in arrays.
  159. Rosenbluth, Mark B.; Wolrich, Gilbert; Bernstein, Debra, Software controlled content addressable memory in a general purpose execution datapath.
  160. Rosenbluth,Mark B.; Wolrich,Gilbert; Bernstein,Debra, Software controlled content addressable memory in a general purpose execution datapath.
  161. Adiletta,Matthew J.; Wheeler,William; Redfield,James; Cutter,Daniel; Wolrich,Gilbert, Sram controller for parallel processor architecture including a read queue and an order queue for handling requests.
  162. Eslick, Ian S.; Williams, Mark; French, Robert S., System and method for executing hybridized code on a dynamically configurable hardware environment.
  163. Eslick,Ian S.; Williams,Mark; French,Robert S., System and method for executing hybridized code on a dynamically configurable hardware environment.
  164. Songer,Christopher; Eslick,Ian S.; French,Robert S., System and method for preparing software for execution in a dynamically configurable hardware environment.
  165. Wolrich,Gilbert; Bernstein,Debra; Hooper,Donald; Adiletta,Matthew J.; Wheeler,William, Thread signaling in multi-threaded processor.
  166. Martin Vorbach DE; Robert Munch DE, UNIT FOR PROCESSING NUMERIC AND LOGIC OPERATIONS FOR USE IN CENTRAL PROCESSING UNITS (CPUS), MULTIPROCESSOR SYSTEMS, DATA-FLOW PROCESSORS (DSPS), SYSTOLIC PROCESSORS AND FIELD PROGRAMMABLE GATE ARRAY.
  167. Rosenbluth,Mark B.; Bernstein,Debra; Wolrich,Gilbert, Write queue descriptor count instruction for high speed queuing.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로