초록 ▼

A semiconductor memory device having a macro command function includes a macro storage section for storing a series of external instructions synchronized with a clock signal and a plurality of interval data corresponding to a number of clock pulses occurring between the external instructions. A coun

A semiconductor memory device having a macro command function includes a macro storage section for storing a series of external instructions synchronized with a clock signal and a plurality of interval data corresponding to a number of clock pulses occurring between the external instructions. A counter is also included for counting the clock pulses and for producing an output representing a number of clock pulses occurring since an initialization of the counter, and a selecting section is included for selecting between a current external instruction synchronized with the clock signal and the external instructions read out from the macro storage section. A comparing section is included for comparing the interval data of the appropriate external instruction from the macro storage section with an output of the counter, and a macro control section is included for controlling the macro storage section in response to a macro store command so that the series of external instructions and the number of clock pulses counted by the counter are stored in the macro storage section. The macro control means also controlling the selecting section to select the macro storage section in response to a macro execute command so that the series of instructions stored in the macro storage section are sequentially read out. The macro control also produces a next command when the interval data of the read-out external instruction equals the output of the counter.

대표청구항 ▼

[ What is claimed is:] [1.] A synchronous semiconductor memory device which, in operation, operates in synchronism to a clock signal producing a series of clock pulses, said device comprising:macro storage means for storing a macro command;means for counting said clock pulses producing an output;mea

[ What is claimed is:] [1.] A synchronous semiconductor memory device which, in operation, operates in synchronism to a clock signal producing a series of clock pulses, said device comprising:macro storage means for storing a macro command;means for counting said clock pulses producing an output;means for selecting between a current external instruction and an external instruction of the macro command, the means for selecting producing an internal instruction corresponding to a selected external instruction;means for comparing an interval data value of the selected external instruction with the output of said counting means; andmacro control means for controlling said macro storage means to accomplish a store operation in response to a macro store command, for controlling said selecting means to select and execute the macro command in response to a macro execute command, and for controlling a read-out of the macro command.