A process for creating metal pillar via structures, used to interconnect multilevel metallizations, has been developed. The process features the creation of a via hole, in a thin dielectric layer, exposing the top surface of an underlying first level metallization structure. The metal pillar via str
A process for creating metal pillar via structures, used to interconnect multilevel metallizations, has been developed. The process features the creation of a via hole, in a thin dielectric layer, exposing the top surface of an underlying first level metallization structure. The metal pillar via structure is next formed, contacting the first level metallization structure, exposed in the opened via hole in the thin dielectric layer. The spaces between the metal pillar via structures are filled with a composite dielectric material, featuring a spin on glass layer, which provides partial planarazation. The planarazation process is completed via a chemical mechanical polishing process, which also exposes the top surface of the metal pillar via structure, making the metal pillar via structure easily accessible for contact for subsequent, overlying metallization structures.
대표청구항▼
[ What is claimed is:] [1.] A MOSFET device structure, on a semiconductor substrate, comprising:field oxide regions on the surface of said semiconductor substrate;a device region between said field oxide regions;a first polysilicon gate structure on said semiconductor substrate, in center of said de
[ What is claimed is:] [1.] A MOSFET device structure, on a semiconductor substrate, comprising:field oxide regions on the surface of said semiconductor substrate;a device region between said field oxide regions;a first polysilicon gate structure on said semiconductor substrate, in center of said device region;a second polysilicon gate structure on a first field oxide region;an insulator sidewall spacer located on sides of the polysilicon gate structures;source and drain regions in the surface of said semiconductor, between said first polysilicon gate structure in said device region, and said first field oxide region;a first insulator layer located on said second polysilicon gate structure, on said first polysilicon gate structure, on said source and drain regions, and on portions of said first field oxide region, not covered by said second polysilicon gate structure;a contact hole in said first insulator layer, exposing a portion of the top surface of said second polysilicon gate structure;a first level metallization structure, comprised of a first portion, contacting the portion of said second polysilicon gate structure, exposed in said contact hole, and comprised of a second portion, of said first level metallization structure overlying said first insulator layer;a thin silicon oxide, dielectric layer, between about 500 to 1000 Angstroms in thickness, on said first metallization structure, and on regions of said first insulator layer, not covered by said first level metallization structure;a via hole in said thin silicon oxide, dielectric layer, exposing a portion of the top surface of said first level metallization structure;a first portion of said metal pillar via structure contacting the portion of said first level metallization structure, exposed in said via hole, and second portions of said metal pillar via structure, overlying said thin silicon oxide, dielectric layer;a composite dielectric material, overlying the region of said thin silicon oxide, dielectric layer, not covered by said metal pillar via structure, and with the composite dielectric material filling the spaces between said metal pillar via structures, comprised with a planarized top surface exposing the top surface of said metal pillar via structure; anda second level metallization structure, contacting top surface of said metal pillar via structure, and overlying said composite dielectric material, in spaces between said metal pillar via structures.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (7)
Allman Derryl D. J. (Colorado Springs CO) Fuchs Kenneth P. (Colorado Springs CO), Global planarization using SOG and CMP.
Huang Richard J. (Milpitas CA) Cheung Robin W. (Cupertino CA) Rakkhit Rajat (Milpitas CA) Lee Raymond T. (Sunnyvale CA), Landing pad technology doubled up as local interconnect and borderless contact for deep sub-half micrometer IC applicati.
Cote William J. (Poughquag NY) Lee Pei-Ing P. (Williston VT) Sandwick Thomas E. (Hopewell Junction NY) Vollmer Bernd M. (Wappingers Falls NY) Vynorius Victor (Pleasant Valley NY) Wolff Stuart H. (Tul, Refractory metal capped low resistivity metal conductor lines and vias.
Erdeljac John P. ; Hutter Louis Nicholas ; Khatibzadeh M. Ali ; Arch John Kenneth, Metallization outside protective overcoat for improved capacitors and inductors.
Kolb, Stefan; Winkler, Bernhard; Rangelow, Ivo; Blom, Hans-Olof; Bjurstroem, Johan, Method for forming a through via in a semiconductor element and semiconductor element comprising the same.
Nicholas F. Pasch ; Rajat Rakkhit, Process for making integrated circuit structure with thin dielectric between at least local interconnect level and first metal interconnect level.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.