$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Search engine architecture for a high performance multi-layer switch element

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • G06F-013/38
  • G06F-015/17
출원번호 US-0885116 (1997-06-30)
발명자 / 주소
  • Muller Shimon
  • Hendel Ariel
  • Yeung Louise
출원인 / 주소
  • Sun Microsystems, Inc.
대리인 / 주소
    Blakely Sokoloff Taylor & Zafman
인용정보 피인용 횟수 : 201  인용 특허 : 94

초록

A multi-layer switch search engine architecture is provided. According to one aspect of the present invention, a switch fabric includes a search engine, and a packet header processing unit. The search engine may be coupled to a forwarding database memory and one or more input ports. The search engin

대표청구항

[ What is claimed is:] [1.] A switch fabric comprising:a search engine for coupling to a forwarding database memory and a plurality of input ports, the search engine configured to schedule and perform accesses to the forwarding database memory and to transfer forwarding decisions to the plurality of

이 특허에 인용된 특허 (94)

  1. Hiekali Nasser (San Jose CA), ATM network interface.
  2. Gaddis Michael E. (St. Louis MO) Bubenik Richard G. (St. Louis MO) Costa Pierre (Bridgeton MO) Matsuura Noritaka (St. Louis MO), ATM-Ethernet portal/concentrator.
  3. Seaman Michael J., Active topology maintenance in reconfiguring bridged local area networks with state transition with forgetting interval.
  4. Cassagnol Robert (Silver Spring MD), Address filter for a transparent bridge interconnecting local area networks.
  5. Mazzola Mario ; Edsall Tom ; Cafiero Luca, Address translation mechanism for a high-performance network switch.
  6. Lee Soong Hee,KRX, Apparatus and method for determining a network node congestion state in order to control the congestion in an ATM networ.
  7. Christensen Kenneth J. (Apex NC) Chorpenning Jack S. (Cary NC) Siegel Michael S. (Raleigh NC) Stammely Thomas E. (Cary NC) Strole Norman C. (Raleigh NC) Wilson Kenneth T. (Raleigh NC) Zeisz ; Jr. Ray, Apparatus and method for determining operational mode for a station entering a network.
  8. Griesmer Martin Edward (Arlington MA) Krishnakumar Parayath Gopal (West Newton MA) Benson David (Acton MA), Apparatus and method for maintaining forwarding information in a bridge or router using multiple free queues having asso.
  9. Short Phillip (Monrovia CA), Apparatus for selectively transferring data packets between local area networks.
  10. Roediger Gary A. (Downers Grove IL), Architecture of the control of a high performance packet switching distribution network.
  11. Calamvokis Costas (Bishopston GB2) Banks David (Redland GB2), Asynchronous transfer mode switch with multicasting ability.
  12. Takada Osamu (Sagamihara JPX) Onishi Katsuyoshi (Yokohama JPX) Kimura Koichi (Yokohama JPX) Nakamura Kazunori (Hadano JPX) Takiyasu Yoshihiro (Higashimurayama JPX) Yamaga Mitsuhiro (Kawasaki JPX) Hiy, Bridge apparatus and a communication system between networks using the bridge apparatus.
  13. Perlman Radia J. (Acton MA) Koning G. Paul (Brookline NH), Bridge-like internet protocol router.
  14. Sugita Masahiro (Tokyo JPX), Clad having majority decision address table controller.
  15. Edsall Tom, Color blocking logic mechanism for a high-performance network switch.
  16. Murthy Manohar (Milpitas CA) Wakerly John E. (Mountain View CA) Laursen Arthur I. (Mountain View CA), Communication apparatus and methods.
  17. Murthy Manohar (Milpitas CA) Wakerly John F. (Mountain View CA) Laursen Arthur I. (Mountain View CA), Communication apparatus and methods.
  18. Taguchi Akemi,JPX ; Hyodo Masahito,JPX, Communication system.
  19. Maher John W. (Woodstock IL) Christensen Laura (Mt. Prospect IL) Lohrbach Jeffrey (Elgin IL), Communication system network having communication system fallback operation.
  20. Gardner Gary A. (Clearwater FL) Belvin Stephen E. (Largo FL), Compact, adaptable brouting switch.
  21. Lambrecht Andy ; Swanstrom Scott ; Dutton Drew, Computer system having a multimedia bus and comprising a centralized I/O processor which performs intelligent data trans.
  22. Lin Horng-Dar (Holmdel NJ), Content-addressable memory with programmable field masking.
  23. Kudo Norimasa (Kawasaki JPX), Data packet communication system in which data packet transmittal is prioritized with queues having respective assigned.
  24. Dobbins Kurt (Bedford NH) Dobbins Kris (Goffstown NH) Cormier Len (Leominster MA) Yohe Kevin (Nashua NH) Haggerty William (Dunstable MA) Simoneau Paul (Londonderry NH) Soczewinski Rich (Windham NH), Distributed autonomous object architectures for network layer routing.
  25. Hart John H. (Campbell CA), Distributed load sharing.
  26. Mazzola Anthony J. (Plano TX), Distributed routing network element.
  27. Petronio Carlo F. (Ross Township ; Allegheny County PA) Belz James C. (Penn Hills PA), Dual media local area network interfacing.
  28. Crews Michael R. (Phoenix AZ) Richardson Nicholas J. (Tempe AZ), Dynamic arbitration system and method.
  29. Cohen Edward I. (Poughkeepsie NY) Pierce Bernard R. (Hyde Park NY), Dynamic queueing method.
  30. Lebizay Gerald (Vence FRX) Munier Jean M. (Cagnes sur Mer FRX) Pauporte Andre (La Colle sur Loup FRX) Spagnol Victor (Cagnes sur Mer FRX), Efficient point-to-point and multi-point routing mechanism for programmable packet switching nodes in high speed data tr.
  31. Lo William (Santa Clara CA) Vijeh Nader (Sunnyvale CA), Enhanced port activity monitor for an integrated multiport repeater.
  32. Liu Chang-Chi ; Su Ming-Chang,TWX ; Lee Jung-Yu,TWX, Expandable integrated circuit multiport repeater controller with multiple media independent interfaces and mixed media.
  33. Chin Hon W. (Palo Alto CA) Scott Frederick (Sunnyvale CA), Extended domain computer network using standard links.
  34. Huang Gang (Middletown NJ), FDDI bridge frame learning and filtering apparatus and method.
  35. McAuley Anthony J. (Bloomfield NJ) Tsuchiya Paul F. (Lake Hopatcong NJ) Wilson Daniel V. (Rockaway Township ; Morris County NJ), Fast multilevel hierarchical routing table lookup using content addressable memory.
  36. Yamamoto Taichiro (Chofu JPX), File transfer control method among a plurality of computer systems.
  37. Wakeman Laurence N. ; Myers ; Jr. Roy T., Forwarding database cache for integrated switch controller.
  38. Dunne James W. ; Lasic Igor, Forwarding internetwork packets by replacing the destination address.
  39. Hauser Stephen A. ; Williams Jeffrey L., Frame classification using classification keys.
  40. Sheehy David B. (Roseville CA), Group address translation through a network bridge.
  41. McHarg Christopher G. (Winfield IL) Newman Thomas E. (Wheaton IL) Schaff Kenneth N. (Warrenville IL) Wendland Kenneth E. (St. Charles IL), High bandwidth packet switch.
  42. Headrick Kent H. ; Devarajan Kannan, High speed packet-switched digital switch and method.
  43. Ross Floyd E. (Warrington PA), Hub for segmented virtual local area network with shared media access.
  44. Van Seters Stephen L. (Stow MA) Lawler Christopher P. (Wellesley MA) Ready David C. (Sudbury MA), Internetworking device with enhanced packet header translation and memory.
  45. Edsall Tom ; Finn Norman, Interswitch link mechanism for connecting high-performance network switches.
  46. Yoshida Atsushi (Tokyo JPX), Lan bridge using gate circuits for protecting high-priority packets from low-priority packet transmissions.
  47. Christensen Kenneth J. ; Noel Francis E., Lan switch with zero latency.
  48. Leone Mario J. (Cinnaminson NJ), Local area network bridge.
  49. Raab Ilan ; Manghirmalani Ravi ; Doitel Ofer ; Izbicki Lynne Marie, Method and apparatus for automatically configuring a network device to support a virtual network.
  50. Mendelson Jeffrey B. (Shrewsbury MA) Goldman Matthew S. (Marlborough MA) Morris David E. (Lexington MA), Method and apparatus for conditioning timed program independent of transport timing.
  51. Aggarwal Ajay (Somersworth NH) Scott Walter (Salem NH) Rustici Eric (Londonderry NH) Bucciero David (Nashua NH) Haskins Andrew (Lee NH) Matthews Wallace (Exeter NH), Method and apparatus for determining a communications path between two nodes in an Internet Protocol (IP) network.
  52. Griesmer Martin E. (Arlington MA) Benson David (Acton MA), Method and apparatus for free space management in a forwarding database having forwarding entry sets and multiple free s.
  53. Schnell Arnold Thomas, Method and apparatus for hashing addresses in a network switch.
  54. Guineau ; III William J. (Nashua NH), Method and apparatus for processing input/output commands in a storage system having a command queue.
  55. Mullan John A. (Burke VA) Roger Fernando (Fairfax VA), Method and apparatus for routing messagers in an electronic messaging system.
  56. Dai William, Method and apparatus for switching data packets in a data network.
  57. Johnson Howard W. (Woodinville WA) Patel Sandeep (Cupertino CA) Rivers J. R. (Santa Clara CA) Sherer William Paul (Sunnyvale CA), Method and apparatus for synchronized transmission of data between a network adaptor and multiple transmission channels.
  58. Pleyer Sven (Bellevue WA), Method and system for changing the size of edit controls on a graphical user interface.
  59. Dankert Uwe (Munich DEX) Storn Rainer (Kirchheim DEX), Method for accessing address features of communication subscribers when sending data packets.
  60. Engelstad Steven L. (Lisle IL) Falck Keith F. (Naperville IL) Vandendorpe James E. (Naperville IL), Method for automatic system resource reclamation for object-oriented systems with real-time constraints.
  61. Dobbins Kurt (Bedford NH) Andlauer Phil (Londonderry NH) Skubisz Michael (Durham NH), Method for establishing restricted broadcast groups in a switched network.
  62. Ruff Eric J. ; Raymond Robert S. ; Llewelyn Scot, Method for manipulating disk partitions.
  63. Hluchyj Michael G. (Wellesley MA) Bhargave Amit (Somerville MA) Yin Nanying (Cambridge MA), Method for prioritizing, selectively discarding, and multiplexing differing traffic type fast packets.
  64. Dobbins Kurt ; Andlauer Phil ; Oliver Chris ; Parker Tom ; Grimes Andy ; Nutbrown Bruce ; Hullette Dan ; Dev Roger ; Jeffords Jason, Method of transmitting data packets in a packet switched communications network.
  65. Baker Murray C. (Toronto NY CAX) Bhattacharya Partha P. (Briarcliff Manor NY) Chen Jeane S.-C. (Ossining NY) Cheung Roger Y. M. (Scarborough NY CAX) Krishna Arvind (Briarcliff Manor NY) Reissner Pete, Mobility enabling access point architecture for wireless attachment to source routing networks.
  66. Szczepanek Andre,GB2 ; Beaudoin Denis R., Multi-protocol local area network controller.
  67. Callon Ross W. (Bedford MA) Perlman Radia J. (Acton MA) Rosen Eric C. (Arlington MA) Harper John (Reading GB2), Multiple protocol routing.
  68. Fukuda Masashi,JPX ; Morimoto Shigeki,JPX ; Murakami Toshihiko,JPX ; Yoneno Takunori,JPX ; Matsuo Hideyuki,JPX ; Sakoda Hirpyuki,JPX, Multiprocessor bridge having storage for spanning tree operation mode information indicating whether each port of the b.
  69. Dobbins Kurt (Bedford NH) Andlauer Phil (Londonderry NH) Oliver Chris (Rochester NH) Parker Tom (Merrimack NH) Grimes Andy (Cape Neddick ME) Nutbrown Bruce (Campton NH) Hullette Dan (Wilton NH) Dev R, Network having secure fast packet switching and guaranteed quality of service.
  70. Picazo ; Jr. Jose J. (San Jose CA) Steels William E. (Sunnyvale CA), Network hub with integrated bridge.
  71. Picazo ; Jr. Jose J. ; Lee Paul Kakui ; Zager Robert P., Network packet switch using shared memory for repeating and bridging packets at media rate.
  72. Picazo ; Jr. Jose J. ; Lee Paul Kakul ; Zager Robert P., Network packet switch using shared memory for repeating and bridging packets at media rate.
  73. Yamada Kenji (Tokyo JPX), Output-buffer switch for asynchronous transfer mode.
  74. Hausman Richard J. (Soquel CA) Birenbaum Lazar (Saratoga CA), Packet filtering for data networks.
  75. Carr David W. (Ontario CAX), Packet-based data compression method.
  76. Douglas David C. (Concord MA) Earls John J. (Newton MA) Hillis W. Daniel (Cambridge MA) Ganmukhi Mahesh N. (Littleton MA), Partition control circuit for separately controlling message sending of nodes of tree-shaped routing network to divide t.
  77. Kondoh Harufusa (Itami JPX), Priority processing of ATM cells using shift register stages.
  78. Britton Kathryn H. (Chapel Hill NC) Chung Tein-Yaw D. (Taoyuan TWX) Doeringer Willibald A. (Langnau CHX) Dykeman Douglas H. (Reuschlikon NC CHX) Edwards Allan K. (Raleigh NC) Mathew Johny (Chapel Hil, Protocol selection and address resolution for programs running in heterogeneous networks.
  79. Drake ; Jr. John E. (Pittsboro NC) Hervatic Elizabeth A. (Cary NC) Pace Joseph W. (Cary NC) Potok Ralph J. (Cary NC) Taber David E. (Wake Forest NC), Quality of service management for source routing multimedia packet networks.
  80. Li Kwok-Leung ; Ho Yung-Lung, Queue management to serve variable and constant bit rate traffic at multiple quality of service levels in a ATM switch.
  81. Cornaby Stephen R. (Niwot CO), Queue system for dynamically allocating and moving memory registers between a plurality of pseudo queues.
  82. Perlman Radia J. (Acton MA) Kirby Alan J. (Hollis NH) Backes Floyd J. (Temple NH) Kaufman Charles W. (Northborough MA), Router using multiple hop redirect messages to enable bridge like data forwarding.
  83. Venkataraman Krishnan, Scalable high performance switch element for a shared memory packet or ATM cell switch fabric.
  84. Loyer Bruce A. (Scottsdale AZ), Serial communication interface for a local network controller.
  85. Punj Vikram (Naperville IL) Wong Albert K. (Edison NJ), Serving constant bit rate traffic in a broadband data switch.
  86. Aiki Kiyoshi (Hachioji JPX) Kozaki Takahiko (Koganei JPX) Endo Noboru (Kodaira JPX) Shibata Haruo (Yokohama JPX), Shared-buffer-type ATM switch having copy function and copy method thereof.
  87. Bertin Olivier (Nice FRX) Chobert Jean-Paul (Carros FRX) Pruvost Alain (Valauris FRX), System for managing topology of a network in spanning tree data structure by maintaining link table and parent table in.
  88. Macera Mario (Newton MA) Jennings William E. (Hopkinton MA) Josifovich Dennis (Northborough MA) Kajos George W. (Auburn MA) Mastroianni John A. (Hopkinton MA) Neil Francis E. (Chelmsford MA) Bennett , System having central processor for transmitting generic packets to another processor to be altered and transmitting alt.
  89. Kolbenson Chuck (North Andover MA) Nelson Paul (Georgetown MA) St. Hilaire Kenneth (Hollis NH) Tingley Alan (Salem NH) Tenuta Gerry (Burlington MA) Sandstrom Peter (Sanbornton NH), Telephone switch providing dynamic allocation of time division multiplex resources.
  90. Sweazey Paul (San Jose CA), Topology discovery in a multiple-ring network.
  91. Lee Kuo-Chu (Franklin NJ), Tree structured variable priority arbitration implementing a round-robin scheduling policy.
  92. Yu Kin C., Virtual local area network well-known port routing mechanism for mult--emulators in an open system environment.
  93. Yu Kin C. (Burlington MA), Virtual network mechanism to access well known port application programs running on a single host system.
  94. Duault Maurice (Saint Laurent du Var FRX) Lebizay Gerard (Vence FRX) Galand Claude (Cagnes sur Mer FRX), Voice circuit emulation system in a packet switching network.

이 특허를 인용한 특허 (201)

  1. Bechtolsheim,Andreas V.; Cheriton,David R., Access control list processing in hardware.
  2. Park,Woo Jong, Address search apparatus and method in ethernet switch.
  3. Wybenga,Jack C.; Ireland,Patrick W.; Sturm,Patricia K., Apparatus and method for forwarding mixed data packet types in a high-speed router.
  4. Colas,G��rard; Pitot,Christian, Apparatus for selecting and sorting packets from a packet data transmission network.
  5. Hendel, Ariel; Gajjar, Yatin; Lin, May; Puri, Rahoul; Wong, Michael, Asymmetrical data processing partition.
  6. Lin, Jonathan; Billings, David; Jorda, Mike, Binary search engine and method.
  7. Lin,Jonathan; Billings,David; Jorda,Mike, Binary search engine and method.
  8. Wolrich,Gilbert; Adiletta,Matthew J.; Wheeler,William R.; Bernstein,Debra; Hooper,Donald F., Branch instruction for processor with branching dependent on a specified bit in a register.
  9. Bernstein,Debra; Kornfeld,Serge; Johnson,Desmond R.; Hooper,Donald F.; Guilford,James D.; Muratori,Richard D., Breakpoint method for parallel hardware threads in multithreaded processor.
  10. Aiken,Mark A.; Pall,Gurdeep S.; Morgan,Dennis A., Bridging multiple network segments and exposing the multiple network segments as a single network to a higher level networking software on a bridging computing device.
  11. Wolrich, Gilbert; Bernstein, Debra; Adiletta, Matthew J., Bus interface with a first-in-first-out memory.
  12. Donoghue,Bryan J; O'Neill,Eugene; O'Malley,Edele; Moran,Paul J; Choi,Kam; Nolan,Jerome, Cascade control system for network units.
  13. Donoghue, Bryan J; Tran, Quang T; O'Neill, Eugene; Law, David J; Moran, Paul J; O'Malley, Edele; Nolan, Jerome; Choi, Kam; Goodfellow, Maunte A, Cascade system for network units.
  14. Donoghue, Bryan J; Tran, Quang T; O'Neill, Eugene; Law, David J; Moran, Paul J; O'Malley, Edele; Nolan, Jerome; Choi, Kam; Goodfellow, Maurice A, Cascade system for network units.
  15. Donoghue,Bryan J; Tran,Quang T; O'Neill,Eugene; Law,David J; Moran,Paul J; O'Malley,Edele; Nolan,Jerome; Choi,Kam; Goodfellow,Maurice A, Cascade system for network units.
  16. Norman,Richard S.; De Maria,Marcelo; C척t챕,S챕bastien; Langlois,Carl; Haughey,John; Boudreault,Yves, Cell-based switch fabric architecture implemented on a single chip.
  17. Norman,Richard S.; De Maria,Marcelo; C?t?,S?bastien; Langlois,Carl, Cell-based switch fabric with cell-to-line-card control for regulating injection of packets.
  18. Norman,Richard S.; De Maria,Marcelo; C척t챕,S챕bastien; Langlois,Carl; Haughey,John; Boudreault,Yves, Cell-based switch fabric with distributed scheduling.
  19. Norman,Richard S.; De Maria,Marcelo; C척t챕,S챕bastien; Langlois,Carl; Haughey,John; Boudreault,Yves, Cell-based switch fabric with inter-cell control for regulating packet flow.
  20. Wolrich,Gilbert; Bernstein,Debra; Adiletta,Matthew J., Communication between processors.
  21. Wilkinson, III,Hugh M.; Rosenbluth,Mark B.; Adiletta,Matthew J.; Bernstein,Debra; Wolrich,Gilbert, Context pipelines.
  22. Wolrich,Gilbert; Rosenbluth,Mark B.; Bernstein,Debra; Adiletta,Matthew J., Control mechanisms for enqueue and dequeue operations in a pipelined network processor.
  23. Birdwell Kenneth J. ; Panabaker Ruston ; Moran Brian ; Feinleib David, Data packet header compression for unidirectional transmission.
  24. Hatanaka, Satoshi; Matsuyama, Nobuhito; Sugai, Kazuo; Yamakawa, Yukisada, Data processing apparatus and network relaying apparatus.
  25. Wolrich, Gilbert; Rosenbluth, Mark B.; Bernstein, Debra; Adiletta, Matthew J., Data transfer mechanism using unidirectional pull bus and push bus.
  26. Lim,Raymond M.; Libby,Jeffrey G., Dedicated processing resources for packet header generation.
  27. Muller,Shimon; Hendel,Ariel; Gajjar,Yatin; Wong,Michael, Device driver access method into a virtualized network interface.
  28. Briddell, Dennis M.; Shroff, Chirag; Nakil, Harshad B., Device for interworking asynchronous transfer mode cells.
  29. Wolrich,Gilbert; Adiletta,Matthew I.; Wheeler,William; Bernstein,Debra; Hooper,Donald, Double shift instruction for micro engine used in multithreaded parallel processor architecture.
  30. Wu,Michael T.; Elangovan,Anusankar; Santhanakrishnan,Ramesh M.; Ramesh,Chengelpet V.; Tengueu,Wafo L., Dynamic unknown L2 flooding control with MAC limits.
  31. Saxena,Apoorv; Mehta,Apurva, Efficient cascaded lookups at a network node.
  32. Mahajan, Umesh; Mellacheruvu, Ramana; Edsall, Thomas J.; Kloth, Raymond, Efficient network multicast switching apparatus and methods.
  33. Wilford, Bruce A., Enhanced internet packet routing lookup.
  34. McDysan, Dave; Thomas, Howard Lee; Yao, Lei, External processor for a distributed network access system.
  35. McDysan, Dave; Thomas, Howard Lee; Yao, Lei, External processor for a distributed network access system.
  36. McDysan, Dave; Thomas, Howard Lee; Yao, Lei, External processor for a distributed network access system.
  37. Shankar, Laxman; Ambe, Shekhar; Yu, Song Huo, Fast-path implementation for an uplink double tagging engine.
  38. Hooper,Donald F.; Wilde,Myles J.; Adiletta,Matthew J.; Wolrich,Gilbert, Flow control in a network environment.
  39. Wolrich, Gilbert; Rosenbluth, Mark B.; Bernstein, Debra; Sweeney, John; Guilford, James D., Free list and ring data structure management.
  40. Wolrich,Gilbert; Rosenbluth,Mark B.; Bernstein,Debra; Sweeney,John; Guilford,James D., Free list and ring data structure management.
  41. Bhardwaj, Sanjay, Generating an encapsulating header based on encapsulated information provided at protocol-dependent locations.
  42. Kalkunte,Mohan, Gigabit switch supporting multiple stacking configurations.
  43. Muller, Shimon; Puri, Rahoul; Wong, Michael, Hiding system latencies in a throughput networking system.
  44. Muller, Shimon; Puri, Rahoul; Wong, Michael, Hiding system latencies in a throughput networking systems.
  45. Abdollahi Alibeik, Shahram; Joshi, Mayur Vinod, High-speed low-power CAM-based search engine.
  46. Abdollahi-Alibeik, Shahram; Joshi, Mayur Vinod, High-speed low-power CAM-based search engine.
  47. Bodnar, Bohdan Lew; Byers, Charles Calvin; Dunn, James Patrick, Internet protocol packet router.
  48. Pais, Alon; Bishara, Nafea, Iterative parsing and classification.
  49. Miller David S. ; Boxer Lawrence Aaron ; Heiner ; Jr. Edward A., Learn pending frame throttle.
  50. Wakumoto,Shaun Kazuo; Bare,Ballard Claude; Ersoy,Cetin, Load balancing with mesh tagging.
  51. Lim, Raymond Marcelino Manese; Libby, Jeffrey G., Logical separation and accessing of descriptor memories.
  52. Lim,Raymond Marcelino Manese; Libby,Jeffrey G., Logical separation and accessing of descriptor memories.
  53. Hendel, Ariel; Wong, Michael; Gajjar, Yatin; Muller, Shimon, Lookup mechanism based on link layer semantics.
  54. Sindhu,Pradeep; Lim,Raymond M.; Libby,Jeffrey G., Mailbox registers for synchronizing header processing execution.
  55. Rosenbluth,Mark B.; Wolrich,Gilbert; Bernstein,Debra, Mechanism for providing early coherency detection to enable high performance memory updates in a latency sensitive multithreaded environment.
  56. Wheeler,William R.; Burres,Bradley; Adiletta,Matthew J.; Wolrich,Gilbert, Memory controller for processor having multiple multithreaded programmable units.
  57. Wheeler, William R.; Burres, Bradley; Adiletta, Matthew J.; Wolrich, Gilbert, Memory controllers for processor having multiple programmable units.
  58. Wolrich, Gilbert; Rosenbluth, Mark B., Memory interleaving.
  59. Wolrich,Gilbert; Rosenbluth,Mark B.; Adiletta,Matthew J., Memory interleaving.
  60. Wolrich, Gilbert; Bernstein, Debra; Cutter, Daniel; Dolan, Christopher; Adiletta, Matthew J., Memory mapping in a processor having multiple programmable units.
  61. Wolrich, Gilbert; Bernstein, Debra; Cutter, Daniel; Dolan, Christopher; Adiletta, Matthew J., Memory mapping in a processor having multiple programmable units.
  62. Wolrich, Gilbert; Bernstein, Debra; Cutter, Daniel; Dolan, Christopher; Adiletta, Matthew J., Memory mapping in a processor having multiple programmable units.
  63. Wolrich, Gilbert; Bernstein, Debra; Cutter, Daniel; Dolan, Christopher; Adiletta, Matthew J., Memory mapping in a processor having multiple programmable units.
  64. Wolrich, Gilbert; Bernstein, Debra; Cutter, Daniel; Dolan, Christopher; Adiletta, Matthew J., Memory mapping in a processor having multiple programmable units.
  65. Wolrich, Gilbert; Bernstein, Debra; Cutter, Daniel; Dolan, Christopher; Adiletta, Matthew J., Memory mapping in a processor having multiple programmable units.
  66. McDysan, Dave; Thomas, Howard Lee; Yao, Lei, Message, control and reporting interface for a distributed network access system.
  67. Ravindran, Ravishankar; Chakraborti, Asit; Amin, Syed Obaid; Azgin, Aytac, Method and apparatus for an information-centric MAC layer.
  68. Kejriwal, Prabhas; Ho, Chi Fai, Method and apparatus for an output packet organizer.
  69. Hendel, Ariel; Gajjar, Yatin; Lin, May; Puri, Rahoul; Wong, Michael, Method and apparatus for arbitrarily mapping functions to preassigned processing entities in a network system.
  70. DeMars,Alan; Harding Jones,William Paul, Method and apparatus for creating a packet using a digital signal processor.
  71. Chowdhuri, Bhaskar, Method and apparatus for dynamically granting access of a shared resource among a plurality of requestors.
  72. Chowdhuri, Bhaskar, Method and apparatus for dynamically granting access of a shared resource among a plurality of requestors.
  73. Chowdhuri, Bhaskar, Method and apparatus for dynamically granting access of a shared resource among a plurality of requestors.
  74. Hendel, Ariel; Gajjar, Yatin; Lin, May; Pun, Rahoul; Wong, Michael, Method and apparatus for efficient interrupt event notification for a scalable input/output device.
  75. Lor,Kar Wing Edward, Method and apparatus for enabling access on a network switch.
  76. Wolrich, Gilbert; Bernstein, Debra; Adiletta, Matthew J.; Hooper, Donald F., Method and apparatus for gigabit packet assignment for multithreaded packet processing.
  77. Kejriwal, Prabhas; Ho, Chi Fai, Method and apparatus for input rate regulation associated with a packet processing pipeline.
  78. Kejriwal, Prabhas; Ho, Chi Fai, Method and apparatus for output rate regulation and control associated with a packet pipeline.
  79. Zabarski, Boris; Gandal, Stefania; Vayzer, Vadim, Method and apparatus for performing hierarchical address translation.
  80. Wolrich, Gilbert; Adiletta, Matthew J.; Wheeler, William, Method and apparatus for providing large register address space while maximizing cycletime performance for a multi-threaded register file set.
  81. Hendel, Ariel; Gajjar, Yatin; Lin, May; Puri, Rahoul; Wong, Michael, Method and apparatus for separating and isolating control of processing entities in a network interface.
  82. Goikhman, Shay, Method and apparatus for transmitting data on a network.
  83. Kuo,Chen Chi; Lakshmanamurthy,Sridhar; Natarajan,Rohit; Liu,Kin Yip; Chandra,Prashant R.; Guilford,James D., Method and apparatus utilizing non-uniformly distributed DRAM configurations and to detect in-range memory address matches.
  84. Yip, Michael; Merchant, Shehzad T.; Yin, Kenneth T., Method and system for VLAN aggregation.
  85. Yip, Michael; Merchant, Shehzad T.; Yin, Kenneth T.; Knudstrup, Eric, Method and system for VLAN aggregation.
  86. Jain, Nitin; Chen, Lee; Ferguson, Earl; Zhu, Min, Method and system for intelligently forwarding multicast packets.
  87. Jain, Nitin; Chen, Lee; Ferguson, Earl; Zhu, Min, Method and system for intelligently forwarding multicast packets.
  88. Jain, Nitin; Chen, Lee; Ferguson, Earl; Zhu, Min, Method and system for intelligently forwarding multicast packets.
  89. Jain,Nitin; Chen,Lee; Ferguson,Earl; Zhu,Min, Method and system for intelligently forwarding multicast packets.
  90. Walia, Lakhinder; Jain, Sanjay, Method and system for managing forwarding tables.
  91. Yip, Michael, Method and system of aggregate multiple VLANs in a metropolitan area network.
  92. Muller,Shimon; Puri,Rahoul; Wong,Michael, Method for maximizing page locality.
  93. Hendel, Ariel; Wong, Michael; Gajjar, Yatin; Muller, Shimon, Method for resolving mutex contention in a network system.
  94. Hendel, Ariel; Wong, Michael; Gajjar, Yatin; Muller, Shimon, Method for resolving mutex contention in a network system.
  95. Muller, Shimon; Hendel, Ariel; Gajjar, Yatin; Wong, Michael, Method for sharing interfaces among multiple domain environments with enhanced hooks for exclusiveness.
  96. Furlong, Peter; O'Keeffe, Daniel M; Stack, Eoghan; Clifford, Neil J; O'Brien, Eoin, Method for synchronizing databases in stacked network units.
  97. Duret, Christian; Lattmann, Joel; Bonjour, Servane; Guesdon, Herve, Method of associating forwarding references with data packets by means of a TRIE memory, and packet processing device applying such method.
  98. Merugu,Shashidhar; Gummalla,Ajay Chandra V; Sala,Dolors, Method, system and computer program product for classifying packet flows with a bit mask.
  99. Munoz, Robert J., Methods and apparatus for performing network operations on packets of data in response to content of particular user-specified protocol header fields.
  100. Bernstein,Debra; Hooper,Donald F.; Adiletta,Matthew J.; Wolrich,Gilbert; Wheeler,William, Microengine for parallel processor architecture.
  101. Krishna Viswanadham ; Mahesh Veerina, Multi-layer switching apparatus and method.
  102. Chandra, Prashant R.; Kahn, Kevin C., Multi-protocol I/O interconnect including a switching fabric.
  103. Chandra, Prashant R.; Kahn, Kevin C., Multi-protocol I/O interconnect including a switching fabric.
  104. Hooper,Donald F.; Adiletta,Matthew J., Multi-threaded round-robin receive for fast network port.
  105. Hooper,Donald F.; Adiletta,Matthew J.; Wolrich,Gilbert M., Multi-threaded sequenced receive for fast network port stream of packets.
  106. Gallo, Anthony Matteo; Rovner, Sonia Kiang; Vaidhyanathan, Natarajan; Woodland, Gail Irene, Multicast forwarding table processor.
  107. Hooper,Donald F.; Kalkunte,Suresh, Multiple calendar schedule reservation structure and method.
  108. Wilford Bruce A., Multiple parallel packet routing lookup.
  109. Rosenbluth,Mark B.; Wolrich,Gilbert; Bernstein,Debra; Wilde,Myles J.; Adiletta,Matthew J., Multiprocessor infrastructure for providing flexible bandwidth allocation via multiple instantiations of separate data buses, control buses and support mechanisms.
  110. Hooper,Donald F.; Hirnak,Stephanie L., Multiprotocol decapsulation/encapsulation control structure and packet protocol conversion method.
  111. Wilford Bruce A., Multiprotocol packet recognition and switching.
  112. Liao, Heng, Multithreaded address resolution system.
  113. Rosenbluth,Mark B.; Wolrich,Gilbert; Bernstein,Debra, Multithreaded microprocessor with register allocation based on number of active threads.
  114. McDysan, Dave; Thomas, Howard Lee; Yao, Lei, Network access system including a programmable access device having distributed service control.
  115. McDysan,Dave; Thomas,Howard Lee; Yao,Lei, Network access system including a programmable access device having distributed service control.
  116. McDysan,Dave; Thomas,Howard Lee; Yao,Lei, Network access system including a programmable access device having distributed service control.
  117. Althaus, Gregory Scott; Chang, Tai-Chien Daisy; Dierks, Jr., Herman Dietrich; Sharma, Satya Prakesh, Network adapter utilizing a hashing function for distributing packets to multiple processors for parallel processing.
  118. O'Callaghan, Sorcha; Fanning, Neil O; Jennings, Kevin; O'Neill, Eugene; Butler, Joseph N, Network switch with mutually coupled look-up engine and network processor.
  119. O'Callaghan, Sorcha; Fanning, Neil O; Jennings, Kevin; O'Neill, Eugene; Butler, Joseph N, Network switch with mutually coupled look-up engine and network processor.
  120. Timothy Scott Michels ; James E. Cathey ; Greg W. Davis ; Bernard N. Daines, Network switching device with concurrent key lookups.
  121. Michels, Timothy Scott; Ganesh, Jayasenan Sundara; Cathey, James E.; Helbling, Michael Dale, Network switching device with disparate database formats.
  122. Michels, Timothy Scott; Cathey, James E.; Davis, Greg W.; Daines, Bernard N., Network switching device with pipelined search engines.
  123. Michels,Timothy Scott; Cathey,James E.; Davis,Greg W.; Daines,Bernard N., Network switching device with pipelined search engines.
  124. Muller, Shimon; Hendel, Ariel; Gajjar, Yatin; Wong, Michael; Puri, Rahoul; Lin, May, Network system including packet classification for partitioned resources.
  125. Lim,Raymond Marcelino Manese; Libby,Jeffrey G., On the fly header checksum processing using dedicated logic.
  126. Lougheed, Kirk; Lesser, Ofrit, Opaque packet handles.
  127. Lim, Raymond M.; Libby, Jeffrey G., Optimized buffer loading for packet header processing.
  128. Lim,Raymond M.; Libby,Jeffrey G., Optimized buffer loading for packet header processing.
  129. Lunteren,Jan Van, Packet classification.
  130. Van Lunteren,Jan; Engbersen,Antonius, Packet classification.
  131. Schwartz, Steven J.; Carlson, James D., Packet forwarding apparatus and method using pipelined node address processing.
  132. Steven J. Schwartz ; James D. Carlson, Packet forwarding apparatus and method using pipelined node address processing.
  133. Yazaki, Takeki; Ishikawa, Yuichi, Packet forwarding apparatus with packet controlling functions.
  134. Lim, Raymond Marcelino Manese; Libby, Jeffrey G., Packet fragment handling.
  135. Salapura, Valentina; Georgiou, Christos J., Packet preprocessing interface for multiprocessor network handler.
  136. Sindhu,Pradeep; Lim,Raymond M.; Libby,Jeffrey G., Parallel layer 2 and layer 3 processing components in a network router.
  137. Wolrich, Gilbert; Bernstein, Debra; Adiletta, Matthew J.; Wheeler, William, Parallel multi-threaded processing.
  138. Rekhter, Yakov; Rosen, Eric C., Peer-model support for virtual private networks having potentially overlapping addresses.
  139. Smith, Brandon Carl; Cao, Jun, Pipeline architecture for a network device.
  140. Smith, Brandon Carl; Cao, Jun, Pipeline architecture for a network device.
  141. Bunce, Robert Michael; Georgiou, Christos John; Salapura, Valentina, Pipelined packet processing.
  142. Belz, David; Epps, Garry P.; Laor, Michael; Oren, Eyal, Pipelined packet switching and queuing architecture.
  143. Belz, David; Epps, Garry P.; Laor, Michael; Oren, Eyal, Pipelined packet switching and queuing architecture.
  144. Epps, Garry P.; Laor, Michael, Pipelined packet switching and queuing architecture.
  145. Epps, Garry P.; Laor, Michael, Pipelined packet switching and queuing architecture.
  146. Shabtay, Lior; Rodrig, Benny, Policy enforcing switch.
  147. Wolrich, Gilbert; Bernstein, Debra; Adiletta, Matthew J., Port blocking technique for maintaining receive packet ordering for a multiple ethernet port switch.
  148. Nomura, Yuji; Oguchi, Naoki; Tsuruoka, Tetsumei, Process and apparatus for speeding up layer 2 and layer 3 routing by determining layer 2 reach ability by determining whether layer 2 subnetworks are identical.
  149. Oguchi Naoki,JPX ; Tsuruoka Tetsumei,JPX, Process and apparatus for speeding-up layer-2 and layer-3 routing, and for determining layer-2 reachability, through a plurality of subnetworks.
  150. Hooper,Donald F.; Rosenbluth,Mark B.; Wolrich,Gilbert; Adiletta,Matthew J.; Wilkinson, III,Hugh M.; Kushlis,Robert J., Processing a data packet.
  151. Wolrich,Gilbert; Rosenbluth,Mark B.; Bernstein,Debra, Processing data packets.
  152. Wilkinson, III,Hugh M.; Adiletta,Matthew J.; Wolrich,Gilbert; Rosenbluth,Mark B.; Bernstein,Debra; Wilde,Myles J., Processing packet sequence using same function set pipelined multiple threads spanning over multiple processing engines and having exclusive data access.
  153. Wolrich, Gilbert; Adiletta, Matthew; Wheeler, William R., Processor having a dedicated hash unit integrated within.
  154. McDysan, Dave; Thomas, Howard Lee; Yao, Lei, Programmable access device for a distributed network access system.
  155. Cathey, Jim; Michels, Timothy S., Programmable packet processor with flow resolution logic.
  156. Wolrich, Gilbert; Bernstein, Debra; Adiletta, Matthew; Wheeler, William, Providing real-time control data for a network processor.
  157. Lin Cher-Wen ; Ramaswamy Kumar ; Rahman Mizanur Mohammed ; Rettberg Randall David, Pseudo-interface between control and switching modules of a data packet switching and load balancing system.
  158. Wolrich,Gilbert; Rosenbluth,Mark B.; Bernstein,Debra, Queue array caching in network devices.
  159. Wolrich, Gilbert; Rosenbluth, Mark B.; Bernstein, Debra, Queue arrays in network devices.
  160. Wolrich,Gilbert; Rosenbluth,Mark B.; Bernstein,Debra; Hooper,Donald F., Queue management.
  161. Wolrich, Gilbert; Adiletta, Matthew J.; Wheeler, William R.; Bernstein, Debra; Hooper, Donald F., Register set used in multithreaded parallel processor architecture.
  162. Wolrich, Gilbert; Adiletta, Matthew J; Wheeler, William R.; Bernstein, Debra; Hooper, Donald F., Register set used in multithreaded parallel processor architecture.
  163. Wolrich,Gilbert; Rosenbluth,Mark B.; Bernstein,Debra; Adiletta,Matthew J.; Wilkinson, III,Hugh M., Registers for data transfers.
  164. Muller, Shimon; Puri, Rahoul; Wong, Michael, Reorder mechanism for use in a relaxed order input/output system.
  165. O'Malley, Edele; Jennings, Kevin; Hickey, John, Restriction of source address up-dating in network switches.
  166. Fan, Jason C.; Jogalekar, Prasad P.; Bannai, Vinay K., Routing switch automatically identifying network topology.
  167. Wheeler,William R.; Burres,Bradley; Adiletta,Matthew J.; Wolrich,Gilbert, SDRAM controller for parallel processor architecture.
  168. Jorgensen, Steven Glen; Greenlaw, Jonathan Edward, Sampling of network traffic based on CAM lookup.
  169. Rumph,Darryl J., Scalable hardware scheduler time based calendar search algorithm.
  170. Kalkunte,Suresh S.; Hooper,Donald F., Scheduling system for transmission of cells to ATM virtual circuits and DSL ports.
  171. Wolrich, Gilbert; Bernstein, Debra; Adiletta, Matthew, Scratchpad memory.
  172. Kainuma,Hironori, Screen creating device.
  173. Kloth, Raymond J.; Morishige, Kevin D.; Pullela, Venkateshwar Rao, Search engine for forwarding table content addressable memory.
  174. Kloth,Raymond J.; Morishige,Kevin D.; Pullela,Venkateshwar Rao, Search engine for forwarding table content addressable memory.
  175. Kaldani, George; Izadi, Kamran, Search engine interface system and method.
  176. Viswanath, Somnath, Simultaneous searching of layer 3 policy filter and policy cache in a network switch port.
  177. Rosenbluth, Mark B.; Wolrich, Gilbert; Bernstein, Debra, Software controlled content addressable memory in a general purpose execution datapath.
  178. Rosenbluth,Mark B.; Wolrich,Gilbert; Bernstein,Debra, Software controlled content addressable memory in a general purpose execution datapath.
  179. Adiletta,Matthew J.; Wheeler,William; Redfield,James; Cutter,Daniel; Wolrich,Gilbert, Sram controller for parallel processor architecture including a read queue and an order queue for handling requests.
  180. Tallegas, Mathieu; Safir, Abdelkahim, Stackable lookup engines.
  181. Kalkunte, Mohan; Ambe, Shekhar; Pullela, Soma, Switch having external address resolution interface.
  182. Ericson, George M.; Solomon, Robert C.; Brown, Jeffrey A.; Haynes, Jr., John E., Switch-based acceleration of computer data storage employing aggregations of disk arrays.
  183. Johnson, C Stuart; Davis, Greg W.; Michels, Timothy S, Switching device with multistage queuing scheme.
  184. Kohavi, Lior, System and method for allowing secure remote server access using data prevention code.
  185. Mitten, John W.; Lee, William R.; Potter, Kenneth H., System and method for decrementing a reference count in a multicast environment.
  186. Desanti, Claudio; Dutt, Dinesh G., System and method for mapping an index into an IPv6 address.
  187. Chow,Peter Ka Fai; Tzeng,Shr Jie, System and method for performing layer 3 switching in a network device.
  188. Muller, Shimon; Hendel, Ariel; Gajjar, Yatin; Wong, Michael; Bechtolsheim, Andreas; Cheriton, David; Issa, Mohammad; Orady, Aly; Penumatcha, Raju, System for providing virtualization of network interfaces at various layers.
  189. Hendel,Ariel; Wong,Michael; Gajjar,Yatin; Muller,Shimon, System for scaling by parallelizing network workload.
  190. Moeller, Douglas; Liste, Matthew, System for tracking the history of channel based network devices.
  191. Lim, Raymond M.; Libby, Jeffrey G., Systems and methods for handling packet fragmentation.
  192. Lim,Raymond Marcelino Manese; Libby,Jeffrey G., Systems and methods for handling packet fragmentation.
  193. Yamashita, Mikiharu; Amagai, Tatsuhiko; Aramizu, Tatsuo, Table data retrieving apparatus retrieving table in which reference data is stored by using retrieval key.
  194. Keller, James B.; Sharma, Puneet; Schakel, Keith R.; Matus, Francis M., Training line predictor for branch targets.
  195. Garcia Luna Aceves,J Joaquin; Beyer,David A.; Frivold,Thane J., Unified routing scheme for ad-hoc internetworking.
  196. Alexander, Jr., Cedell A., User-specified key creation from attributes independent of encapsulation type.
  197. Alexander, Jr.,Cedell A., User-specified key creation from attributes independent of encapsulation type.
  198. Cain, Bradley, Using alternate routes for fail-over in a communication network.
  199. Muller,Shimon; Hendel,Ariel; Gajjar,Yatin; Wong,Michael, Virtualized partitionable shared network interface.
  200. Noy, Oded, Web-based client/server communication channel with automated client-side channel endpoint feature detection and selection.
  201. Rosenbluth,Mark B.; Bernstein,Debra; Wolrich,Gilbert, Write queue descriptor count instruction for high speed queuing.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트