$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Dynamically reconfigurable data processing system

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • G06F-013/00
  • G06F-017/00
출원번호 US-0544435 (1995-11-17)
발명자 / 주소
  • Vorbach Martin Andreas,DEX
  • Munch Robert Markus,DEX
출원인 / 주소
  • PACT GmbH, DEX
대리인 / 주소
    Kenyon & Kenyon
인용정보 피인용 횟수 : 108  인용 특허 : 73

초록

A data processing system, wherein a data flow processor (DFP) integrated circuit chip is provided which comprises a plurality of orthogonally arranged homogeneously structured cells, each cell having a plurality of logically same and structurally identically arranged modules. The cells are combined

대표청구항

[ What is claimed is:] [1.] A data processing system for manipulating data, comprising:an integrated circuit data flow processor, said data flow processor including a plurality of cells arranged in a pattern having two or more dimensions, a plurality of connecting lines disposed between each said ce

이 특허에 인용된 특허 (73)

  1. Winters Kel D. (Moscow ID) Owsley Patrick A. (Moscow ID) French Catherine A. (Moscow ID) Bode Robert M. (Moscow ID) Feeley Peter S. (Moscow ID), Adaptive data compression system with systolic string matching logic.
  2. Dawes Robert L. (Allen TX), Adaptive processing system having an array of individually configurable processing components.
  3. Barker Thomas N. (Vestal NY) Collins Clive A. (Poughkeepsie NY) Dapp Michael C. (Endwell NY) Dieffenderfer James W. (Owego NY) Grice Donald G. (Kingston NY) Kogge Peter M. (Endicott NY) Kuchinski Dav, Advanced parallel array processor(APAP).
  4. Dapp Michael C. (Endwell NY) Barker Thomas N. (Vestal NY) Dieffenderfer James W. (Owego NY) Knowles Billy J. (Kingston NY) Lesmeister Donald M. (Vestal NY) Nier Richard E. (Apalachin NY) Rolfe David , Advanced parallel processor including advanced support hardware.
  5. Cruickshank Ancil B. (Earlysville VA) Davis Richard K. (Crozet VA), Apparatus with reconfigurable counter includes memory for storing plurality of counter configuration files which respect.
  6. Agrawal Om P. (San Jose CA) Wright Michael J. (Menlo Park CA) Shen Ju (San Jose CA), Array of configurable logic blocks each including a look up table having inputs coupled to a first multiplexer and havin.
  7. Agrawal Om P. (San Jose CA) Wright Michael J. (Menlo Park CA) Shen Ju (San Jose CA), Array of configurable logic blocks including cascadable lookup tables.
  8. Zlotnick Fredrick (Scottsdale AZ), Circuit and method of configuring a field programmable gate array.
  9. Carlstedt L. Gunnar (Partille SEX), Computing device employing a reduction processor and implementing a declarative language.
  10. Kean Thomas A. (Edinburgh GB6), Configurable cellular array.
  11. Freeman ; deceased Ross H. (late of San Jose CA by Dennis Hersey ; executor), Configurable electrical circuit having configurable logic elements and configurable interconnects.
  12. Freeman Ross H. (San Jose CA), Configurable electrical circuit having configurable logic elements and configurable interconnects.
  13. Carter William S. (Santa Clara CA), Configurable logic element.
  14. Popli Sanjay (Sunnyvale CA) Pickett Scott (Los Gatos CA) Hawley David (Belmont CA) Moni Shankar (Santa Clara CA) Camarota Rafael C. (San Jose CA), Configuration features in a configurable logic array.
  15. Ardini ; Jr. Joseph L. (Needham MA) Beckwith Robert F. (Framingham MA) Chen Chi-Ping (Framingham MA) Rodman Paul K. (Ashland MA), Data processing system and method having an improved arithmetic unit.
  16. Kinerk Keith E. (Austin TX) Magliocco Joseph P. (Austin TX) Quan Hoang K. (Austin TX) Pena David A. (Austin TX), Data processor for executing a fuzzy logic operation and method therefor.
  17. Campbell Michael J. (Los Angeles CA) Finn Dennis J. (Los Angeles CA) Tucker George K. (Los Angeles CA) Vahey Michael D. (Manhattan Beach CA) Vedder Rex W. (Playa del Rey CA), Data-flow multiprocessor architecture with three dimensional multistage interconnection network for efficient signal and.
  18. Kemeny Sabrina E. (La Crescenta CA) Fossum Eric R. (La Crescenta CA) Nixon Robert H. (Shadow Hills CA), Digital parallel processor array for optimum path planning.
  19. Garner Paul M. (The Woodlands TX) Boone Carrie (Houston TX) Cepulis Darren J. (Houston TX), Dynamically configurable portable computer system.
  20. McCollum John L. (Saratoga CA), Field programmable digital signal processing array integrated circuit.
  21. Ebeling William H. C. (Seattle WA) Borriello Gaetano (Seattle WA), Field programmable gate array.
  22. Ngai Kai-Kit (Allentown PA) Singh Satwant (Macungie PA), Field programmable gate array with multi-port RAM.
  23. Malhi Satwinder (Garland TX), Field reconfigurable logic/memory array.
  24. Kawata Tetsuro (Kanagawa JPX), Field-programmable gate array.
  25. Agrawal Om P. (Los Altos CA) Ilgenstein Kerry A. (Austin TX), Flexible synchronous/asynchronous cell structure for a high density programmable logic device.
  26. Holsztynski Wlodzimierz (Orlando FL), Geometric-arithmetic parallel processor.
  27. Ho Walford W. (Saratoga CA) Chen Chao-Chiang (Cupertino CA) Yang Yuk Y. (Foster City CA), Hierarchically-structured programmable logic array and system for interconnecting logic elements in the logic array.
  28. Gilson Kent L. (255 N. Main St. ; Apt. 210 Salt Lake City UT 84115), Integrated circuit computing device comprising a dynamically configurable gate array having a microprocessor and reconfi.
  29. Pechanek Gerald G. (Endwell NY) Vassiliadis Stamatis (Vestal NY) Delgado-Frias Jose G. (Vestal NY), Learning machine synapse processor system apparatus.
  30. Agrawal Om P. (Los Altos CA) Moench Jerry D. (Austin TX) Ilgenstein Kerry A. (Austin TX), Logic allocator for a programmable logic device.
  31. Steele Randy C. (Southlake TX), Logic block for programmable logic devices.
  32. Galbraith Douglas C. (Fremont CA) El Gamal Abbas (Palo Alto CA) Greene Jonathan W. (Palo Alto CA), Logic module with configurable combinational and sequential blocks.
  33. Horst Robert W. (Champaign IL), Memory system using linear array wafer scale integration architecture.
  34. Agarwal Ramesh C. (Yorktown Heights NY) Groves Randall D. (Austin TX) Gustavson Fred G. (Briarcliff Manor NY) Johnson Mark A. (Austin TX) Olsson Brett (Round Rock TX), Method and system for dynamically reconfiguring a register file in a vector processor.
  35. Stearns Charles C. (San Jose CA) Kannappan Karthikeyan (San Jose CA), Method for 2-D affine transformation of images.
  36. Weisenborn Gerald M. (Ruckersville VA), Method for converting a programmable logic controller hardware configuration and corresponding control program for use o.
  37. Pickett Scott K. (San Jose CA) Luich Thomas M. (Campbell CA) Swift ; IV Arthur L. (Welches OR), Method for operating a multiple page programmable logic device.
  38. Kolchinsky Alexander (Andover MA), Multibus sequential processor to perform in parallel a plurality of reconfigurable logic operations on a plurality of da.
  39. Nosenchuck Daniel M. (Mercerville NJ) Littman Michael G. (Philadelphia PA), Multinode reconfigurable pipeline computer.
  40. Agrawal Om P. (San Jose CA) Landers George H. (Mountain View CA) Schmitz Nicholas A. (Cupertino CA) Moench Jerry D. (Austin TX) Ilgenstein Kerry A. (Austin TX), Multiple array high performance programmable logic device family.
  41. Judd James E. (Maple Shade NJ), Multiple function data processor.
  42. Nosenchuck Daniel M. (Mercerville NJ), Optimizing compiler for computers.
  43. Watson James A. (Santa Clara CA) McClintock Cameron R. (Mountain View CA) Randhawa Hiten S. (Santa Clara CA) Li Ken M. (Santa Clara CA) Ahanin Bahram (Cupertino CA), PLD with selective inputs from local and global conductors.
  44. Kato Hideki (Kawasaki JPX) Yoshizawa Hideki (Kawasaki JPX) Iciki Hiroki (Kawasaki JPX) Masumoto Daiki (Kawasaki JPX), Parallel data processing system using a plurality of processing elements to process data and a plurality of trays connec.
  45. Kato Hideki (Kawasaki JPX) Yoshizawa Hideki (Kawasaki JPX) Iciki Hiroki (Kawasaki JPX) Masumoto Daiki (Kawasaki JPX), Parallel data processing system which efficiently performs matrix and neurocomputer operations, in a negligible data tra.
  46. Holsztynski Wlodzimierz (Mountainview CA) Benton Richard W. (Altamonte Springs FL) Johnson W. Keith (Goleta CA) McNamara Robert A. (Orlando FL) Naeyaert Roger S. (Plano TX) Noden Douglas A. (Orlando , Parallel data processor.
  47. Ewert Alfred P. (1088 Park Ave. New York NY 10022), Parallel digital processor including lateral transfer buses with interrupt switches to form bus interconnection segments.
  48. Morley Richard E. (Mason NH) Currie ; Jr. Douglas H. (Londonderry NH) Szakacs Gabor L. (Nashua NH), Parallel processor cell computer system.
  49. Hillis W. Daniel (Brookline MA), Parallel processor including a processor array with plural data transfer arrangements including (1) a global router and.
  50. Magar Surender S. (Colorado Springs CO) Fleming Michael E. (Colorado Springs CO) Shen Shannon N. (Colorado Springs CO) Kishavy Kevin M. (Colorado Springs CO) Furman Christopher D. (Colorado Springs C, Pipelined combination and vector signal processor.
  51. Bock Gnther (Kmmersbruck DEX) Macht Helmut (Kmmersbruck DEX) Wombacher Christof (Amberg DEX) Prechtl Manfred (Nabburg DEX) Lengemann Andre (Edelsfeld DEX), Programmable control system including a logic module and a method for programming.
  52. Kimura Junichi (Hachiouji JPX) Nejime Yoshito (Hachiouji JPX) Noguchi Kouji (Kokubunji JPX), Programmable digital signal processor for performing a plurality of signal processings.
  53. Mihara Tohru (Kanagawa) Narahara Mitsumasa (Kanagawa) Misawa Yasunao (Kanagawa) Wakamori Yasuo (Kanagawa) Yasunaga Shinichi (Kanagawa JPX), Programmable fuzzy logic circuits.
  54. Agrawal Om P. (San Jose CA) Wright Michael J. (Menlo Park CA) Shen Ju (San Jose CA), Programmable gate array device having cascaded means for function definition.
  55. Agrawal Om P. (San Jose CA) Wright Michael J. (Menlo Park CA) Shen Ju (San Jose CA), Programmable gate array with improved interconnect structure, input/output structure and configurable logic block.
  56. Yamaura Shinichi (Takarazuka JPX) Yasui Takashi (Toyonaka JPX) Yoshioka Keiichi (Sanda JPX), Programmable logic array and data processing unit using the same.
  57. Leong William W. (San Francisco CA) Cliff Richard G. (Milpitas CA) McClintock Cameron (Mountain View CA), Programmable logic array device with grouped logic regions and three types of conductors.
  58. Lytle Craig S. (Mountain View CA) Faria Donald F. (San Jose CA), Programmable logic array integrated circuit incorporating a first-in first-out memory.
  59. Cliff Richard G. (Milpitas CA) McClintock Cameron (Mountain View CA) Leong William (San Francisco CA), Programmable logic array integrated circuits with blocks of logic regions grouped into super-blocks.
  60. Pedersen Bruce B. (Santa Clara CA) Cliff Richard G. (Santa Clara CA) Ahanin Bahram (Cupertino CA) Lytle Craig S. (Palo Alto CA) Heile Francis B. (Santa Clara CA) Veenstra Kerry S. (Concord CA), Programmable logic array with local and global conductors.
  61. Ahanin Bahram (Cupertino CA) Balicki Janusz K. (San Jose CA) Kiani Khusrow (Oakland CA) Leong William (San Francisco CA) Li Ken-Ming (Santa Clara CA) Nouban Bezhad (Fremont CA), Programmable logic device having fast programmable logic array blocks and a central global interconnect array.
  62. Hung Lawrence C. (Los Gatos CA) Erickson Charles R. (Fremont CA), Programmable logic device including a parallel input device for loading memory cells.
  63. Ong Randy T. (Cupertino CA), Programmable logic device which stores more than one configuration and means for switching configurations.
  64. Stansfield Anthony I. (Hotwells GBX), Programmable logic device with memory that can store routing data of logic data.
  65. Thayer John S. (Spring TX) McGraw Montgomery C. (Spring TX), Programmable logic system for filtering commands to a microprocessor.
  66. Nabity Frederick A. (Lincoln NE) Wright Paul G. (Pleasant Dale NE) Hulinsky Raymond (Lincoln NE) Carson Douglas T. (Lincoln NE), Pumping system.
  67. Gove Robert J. (Plano TX) Balmer Keith (Bedford GB2) Ing-Simmons Nicholas K. (Bedford TX GB2) Guttag Karl M. (Missouri City TX), Reconfigurable multi-processor operating in SIMD mode with one processor fetching instructions for use by remaining proc.
  68. El Gamal Abbas (Palo Alto CA) Chiang Steve S. S. (Saratoga CA), Reconfigurable programmable interconnect architecture.
  69. Trimberger Stephen M. (San Jose CA) Carberry Richard A. (Los Gatos CA) Johnson Robert A. (San Jose CA) Wong Jennifer (Fremont CA), Sequencer for a time multiplexed programmable logic device.
  70. Poret Mark (Phoenix AZ), Software programmable logic array utilizing “and”and “or”gates.
  71. Frankle Jon A. (San Jose CA) Chene Mon-Ren (Cupertino CA), Timing driven method for laying out a user\s circuit onto a programmable integrated circuit device.
  72. Taylor Brad (Oakland CA), Video processing module using a second programmable logic device which reconfigures a first programmable logic device fo.
  73. Kolchinsky Alexander (48 Gray Rd. Andover MA 01810), Virtual processor module including a reconfigurable programmable matrix.

이 특허를 인용한 특허 (108)

  1. Stephen L. Wasson, Apparatus and method for programmable datapath arithmetic arrays.
  2. Wasson Stephen L., Apparatus and methods for dynamically defining variably sized autonomous sub-arrays within a programmable gate array.
  3. Hogenauer, Eugene B., Arithmetic node including general digital signal processing functions for an adaptive computing machine.
  4. de Waal, Abraham B.; Diard, Franck R., Automatic quality testing of multimedia rendering by software drivers.
  5. Vorbach, Martin; Baumgarte, Volker; Ehlers, Gerd, Bus systems and reconfiguration methods.
  6. Vorbach, Martin, Chip including memory element storing higher level memory data on a page by page basis.
  7. Vorbach, Martin; Münch, Robert, Circuit having a multidimensional structure of configurable cells that include multi-bit-wide inputs and outputs.
  8. Cliff Richard G., Coarse-grained look-up table architecture.
  9. Guibert,Micka��l; Clermidy,Fabien; Collette,Thierry, Component with a dynamically reconfigurable architecture.
  10. Burtsev Vsevolod Sergeevich,RUX ; Khailov Igor K.,RUX ; Sizko Eduard V.,RUX ; Erschov Vladimir K.,RUX ; Koslov Lev A.,RUX ; Torchigin Vladimir P.,RUX ; Fyodorov Vjachoslav B.,RUX ; Nikolskaja Julia N, Computer.
  11. Vorbach, Martin; Nuckel, Armin, Configurable logic integrated circuit having a multidimensional structure of configurable elements.
  12. Vorbach, Martin; Nückel, Armin, Configurable logic integrated circuit having a multidimensional structure of configurable elements.
  13. Rubin, Owen Robert; Murray, Eric; Uhrig, Nalini Praba, Consumer product distribution in the embedded system market.
  14. Koshiba, Norihisa, Data exchange system and method of data exchange.
  15. Vorbach, Martin; Thomas, Alexander, Data processing device and method.
  16. Vorbach, Martin; Thomas, Alexander, Data processing device and method.
  17. Vorbach, Martin; Thomas, Alexander, Data processing device and method.
  18. Vorbach, Martin; Becker, Jürgen; Weinhardt, Markus; Baumgarte, Volker; May, Frank, Data processing method and device.
  19. Vorbach, Martin; Becker, Jürgen; Weinhardt, Markus; Baumgarte, Volker; May, Frank, Data processing method and device.
  20. Vorbach, Martin; Becker, Jürgen; Weinhardt, Markus; Baumgarte, Volker; May, Frank, Data processing system having integrated pipelined array data processor.
  21. Vorbach, Martin; Münch, Robert, Data processor having disabled cores.
  22. Rubinstein, Oren; Ma, Dennis K.; Kujoth, Richard B., Deadlock avoidance skid buffer.
  23. Vorbach, Martin, Device including a field having function cells and information providing cells controlled by the function cells.
  24. Tong, Ryan C., Graphics processing unit stiffening frame.
  25. Vorbach, Martin; May, Frank, Hardware definition method including determining whether to implement a function as hardware or software.
  26. Stephen L. Wasson, Heterogeneous programmable gate array.
  27. Martin Vorbach DE; Robert Munch DE, I/O and memory bus system for DFPS and units with two or multi-dimensional programmable cell architectures.
  28. Vorbach, Martin; Münch, Robert, I/O and memory bus system for DFPS and units with two- or multi-dimensional programmable cell architectures.
  29. Vorbach, Martin; Münch, Robert, I/O and memory bus system for DFPS and units with two- or multi-dimensional programmable cell architectures.
  30. Vorbach,Martin; M��nch,Robert, I/O and memory bus system for DFPS and units with two-or multi-dimensional programmable cell architectures.
  31. Vorbach, Martin; Munch, Robert, I/O and memory bus system for DFPs and units with two- or multi-dimensional programmable cell architectures.
  32. Vorbach, Martin; Munch, Robert, I/O and memory bus system for DFPs and units with two- or multi-dimensional programmable cell architectures.
  33. Vorbach,Martin; M?nch,Robert, I/O and memory bus system for DFPs and units with two-or multi-dimensional programmable cell architectures.
  34. Furtek, Frederick Curtis; Master, Paul L.; Plunkett, Robert Thomas, Input/output controller node in an adaptable computing environment.
  35. Martin Vorbach DE; Robert Munch DE, Internal bus system for DFPS and units with two- or multi-dimensional programmable cell architectures, for managing large volumes of data with a high interconnection complexity.
  36. Vorbach,Martin; M체nch,Robert, Internal bus system for DFPS and units with two-or multi-dimensional programmable cell architectures, for managing large volumes of data with a high interconnection complexity.
  37. Heidari-Bateni, Ghobad; Sambhwani, Sharad D., Internal synchronization control for adaptive integrated circuitry.
  38. Vorbach, Martin; May, Frank; Reichardt, Dirk; Lier, Frank; Ehlers, Gerd; Nückel, Armin; Baumgarte, Volker; Rao, Prashant; Oertel, Jens, Logic cell array and bus system.
  39. Vorbach, Martin; May, Frank; Reichardt, Dirk; Lier, Frank; Ehlers, Gerd; Nückel, Armin; Baumgarte, Volker; Rao, Prashant; Oertel, Jens, Logic cell array and bus system.
  40. Vorbach, Martin; May, Frank; Reichardt, Dirk; Lier, Frank; Ehlers, Gerd; Nückel, Armin; Baumgarte, Volker; Rao, Prashant; Oertel, Jens, Logic cell array and bus system.
  41. Vorbach, Martin; May, Frank; Reichardt, Dirk; Lier, Frank; Ehlers, Gerd; Nückel, Armin; Baumgarte, Volker; Rao, Prashant; Oertel, Jens, Logical cell array and bus system.
  42. Lee, June; Grunzke, Terry M.; Nobunaga, Dean, Logical unit address assignment.
  43. Mykland, Robert Keith, Method and apparatus for directing a computational array to execute a plurality of successive computational array instructions at runtime.
  44. Espinosa, Gustavo P.; Agrawal, Meera; Svendsen, Kjeld; Tipton, Bryan C., Method and apparatus for dynamic processor configuration by limiting a processor array pointer.
  45. Vorbach, Martin; May, Frank; Nuckel, Armin, Method and device for processing data.
  46. Vorbach, Martin; May, Frank; Nuckel, Armin, Method and device for processing data.
  47. Luo, Fa Long, Method and system for providing an excitation-pattern based audio coding scheme.
  48. Master, Paul L.; Scheuermann, W. James, Method and system for reducing the time-to-market concerns for embedded system design.
  49. Kumar, Ratin; Inman, Charles T., Method and system for upgrading software in a computing device.
  50. Vorbach, Martin, Method for debugging reconfigurable architectures.
  51. Vorbach, Martin, Method for debugging reconfigurable architectures.
  52. Vorbach, Martin; May, Frank; Nückel, Armin, Method for debugging reconfigurable architectures.
  53. Vorbach,Martin, Method for debugging reconfigurable architectures.
  54. Vorbach,Martin; May,Frank; N체ckel,Armin, Method for debugging reconfigurable architectures.
  55. Hill, Ralph D., Method for estimating cost when placing operations within a modulo scheduler when scheduling for processors with a large number of function units or reconfigurable data paths.
  56. Martin Vorbach DE; Robert Munch DE, Method for hierarchical caching of configuration data having dataflow processors and modules having two-or multidimensional programmable cell structure (FPGAs, DPGAs, etc.)--.
  57. Vorbach, Martin; Nückel, Armin, Method for interleaving a program over a plurality of cells.
  58. Vorbach, Martin; May, Frank; Weinhardt, Markus; Cardoso, Joao Manuel Paiva, Method for processing data.
  59. Vorbach, Martin; Nückel, Armin; May, Frank; Weinhardt, Markus; Cardoso, Joao Manuel Paiva, Method for processing data.
  60. Vorbach, Martin; May, Frank; Nückel, Armin, Method for the translation of programs for reconfigurable architectures.
  61. May,Frank; N?ckel,Armin; Vorbach,Martin, Method for translating programs for reconfigurable architectures.
  62. Vorbach, Martin; Munch, Robert, Method of hierarchical caching of configuration data having dataflow processors and modules having two-or multidimensional programmable cell structure (FPGAs, DPGAs , etc.).
  63. Vorbach,Martin; M체nch,Robert, Method of hierarchical caching of configuration data having dataflow processors and modules having two-or multidimensional programmable cell structure (FPGAs, DPGAs, etc.).
  64. Vorbach, Martin; Baumgarte, Volker; May, Frank; Nuckel, Armin, Method of processing data with an array of data processors according to application ID.
  65. Vorbach, Martin; Munch, Robert M., Method of self-synchronization of configurable elements of a programmable module.
  66. Vorbach, Martin; Münch, Robert M., Method of self-synchronization of configurable elements of a programmable module.
  67. Vorbach, Martin; Münch, Robert M., Method of self-synchronization of configurable elements of a programmable module.
  68. Vorbach, Martin; Münch, Robert M., Method of self-synchronization of configurable elements of a programmable module.
  69. Vorbach,Martin; M체nch,Robert, Method of self-synchronization of configurable elements of a programmable module.
  70. Vorbach, Martin; M?nch, Robert, Method of self-synchronization of configurable elements of a programmable unit.
  71. Vorbach, Martin; Baumgarte, Volker, Methods and devices for treating and processing data.
  72. Vorbach, Martin; Baumgarte, Volker, Methods and devices for treating and processing data.
  73. Vorbach, Martin; Baumgarte, Volker, Methods and devices for treating and processing data.
  74. Vorbach,Martin; Baumgarte,Volker, Methods and devices for treating and processing data.
  75. Vorbach, Martin, Methods and devices for treating and/or processing data.
  76. Weitkemper, Adam Clark; Molnar, Steven E.; French, Mark J.; Everitt, Cass W., Methods and systems for reusing memory addresses in a graphics system.
  77. Vorbach, Martin; Baumgarte, Volker; May, Frank; Nuckel, Armin, Multi-processor bus and cache interconnection system.
  78. Vorbach, Martin, Multi-processor with selectively interconnected memory units.
  79. Vorbach, Martin, Multiprocessor having associated RAM units.
  80. Vorbach, Martin; Baumgarte, Volker, Multiprocessor having runtime adjustable clock and clock dependent power supply.
  81. Vorbach, Martin, Parallel task operation in processor and reconfigurable coprocessor configured based on information in link list including termination information for synchronization.
  82. Vorbach, Martin; Baumgarte, Volker; Ehlers, Gerd; May, Frank; Nückel, Armin, Pipeline configuration protocol and configuration unit communication.
  83. Vorbach, Martin; Baumgarte, Volker; Ehlers, Gerd; May, Frank; Nückel, Armin, Pipeline configuration protocol and configuration unit communication.
  84. Vorbach,Martin; Baumgarte,Volker; Ehlers,Gerd; May,Frank; N체ckel,Armin, Pipeline configuration unit protocols and communication.
  85. Hirschsohn, Ian, Predictive resource allocation in computing systems.
  86. Vorbach,Martin; M체nch,Robert, Process for automatic dynamic reloading of data flow processors (DFPS) and units with two-or three-dimensional programmable cell architectures (FPGAS, DPGAS, and the like).
  87. Vorbach Martin,DEX ; Munch Robert,DEX, Process for automatic dynamic reloading of data flow processors (DFPs) and units with two or three-dimensional programmable cell architectures (FPGAs, DPGAs and the like).
  88. Vorbach, Martin; Münch, Robert, Process for automatic dynamic reloading of data flow processors (DFPs) and units with two- or three-dimensional programmable cell architectures (FPGAs, DPGAs, and the like).
  89. Vorbach, Martin, Processor arrangement on a chip including data processing, memory, and interface elements.
  90. Vorbach, Martin; Münch, Robert, Processor chip for reconfigurable data processing, for processing numeric and logic operations and including function and interconnection control units.
  91. Vorbach, Martin; Nückel, Armin, Processor chip including a plurality of cache elements connected to a plurality of processor cores.
  92. Scheuermann, W. James, Processor for video data.
  93. Scheuermann, W. James, Processor for video data encoding/decoding.
  94. Vorbach, Martin, Reconfigurable elements.
  95. Vorbach, Martin, Reconfigurable elements.
  96. Vorbach, Martin; Baumgarte, Volker, Reconfigurable general purpose processor having time restricted configurations.
  97. Vorbach,Martin; M?nch,Robert, Reconfigurable multidimensional array processor allowing runtime reconfiguration of selected individual array cells.
  98. Vorbach, Martin, Reconfigurable sequencer structure.
  99. Vorbach, Martin, Reconfigurable sequencer structure.
  100. Vorbach, Martin, Reconfigurable sequencer structure.
  101. Vorbach, Martin, Reconfigurable sequencer structure.
  102. Vorbach,Martin, Reconfigurable sequencer structure.
  103. Vorbach, Martin; Bretz, Daniel, Router.
  104. Vorbach,Martin; Bretz,Daniel, Router.
  105. Vorbach, Martin; Münch, Robert, Runtime configurable arithmetic and logic cell.
  106. Master, Paul L.; Murray, Eric; Mehegan, Joseph; Plunkett, Robert Thomas, Secure storage of program code for an embedded system.
  107. Odate, Naoki; Yoda, Katsuhiro, Signal processing circuit.
  108. Jacob,Rojit; Chuang,Dan Minglun, System and method using embedded microprocessor as a node in an adaptable computing machine.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트