$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Process of making a glass semiconductor package 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • C03B-019/00
  • H01L-021/56
  • H01L-023/29
출원번호 US-0692883 (1996-07-31)
발명자 / 주소
  • Farnworth Warren M.
  • Wood Alan G.
출원인 / 주소
  • Micron Technology, Inc.
대리인 / 주소
    Ormiston Korfanta & Holland, PLLC
인용정보 피인용 횟수 : 115  인용 특허 : 23

초록

A process of making hermetically sealed glass semiconductor packages by injecting molding an electronic device within a body of molten thermoplastic glass which is solidified by cooling. The glass has a sealing temperature not over 350.degree. C. and a CTE not over 110.times.10.sup.-7 /.degree.C. an

대표청구항

[ We claim:] [1.] A process of making a glass semiconductor package for an electronic device, comprising:placing the electronic device in a mold;injecting molten thermoplastic glass consisting essentially of a glass having a sealing temperature not over 350.degree. C. and a coefficient of thermal ex

이 특허에 인용된 특허 (23)

  1. Mahulikar Deepak (Meriden CT) Popplewell James M. (Guilford CT), Aluminum alloy semiconductor packages.
  2. Kajihara Takehiro (Komaki JPX) Maekawa Koichiro (Ichinomiya JPX) Ohashi Toshio (Komaki JPX), Ceramic lid for sealing semiconductor element and method of manufacturing the same.
  3. Sakaguchi Noboru (Nagano JPX) Wakabayashi Shinichi (Nagano JPX) Nishiyama Yoshiro (Nagano JPX) Imai Kunihiko (Nagano JPX) Hirabayashi Yoshikazu (Nagano JPX), Ceramic package for semiconductor device.
  4. Eberlein Delvin D. (Altoona WI), Chip carrier.
  5. Francis Gaylord L. (Painted Post NY), Fusion sealing materials.
  6. Muller Gerd (Mainz-Weisenau DEX), Glass composition for passivating semiconductor surfaces.
  7. Lewis Cyril John (Runcorn EN) Carter Neil (Runcorn EN) Ray Neil Hunter (Runcorn EN), Glass injection moulding process.
  8. Holleran Louis M. (Big Flats NY) MacDowell John F. (Painted Post NY) Martin Francis W. (Painted Post NY), Glass-ceramics for electronic packaging.
  9. Nambu Seigo (Tokyo JPX) Takei Shinji (Tokyo JPX) Okuaki Hiroshi (Tokyo JPX), Heat-resistant plastic semiconductor device.
  10. Tower Steven A. (13 Onyx Dr. North Dartmouth MA 02747) Greenspan Jay S. (7 Hillside St. South Dartmouth MA 02748), Hermetic glass chip carrier.
  11. Harandi Mohsen N. (Lawrenceville NJ), Integrated process for converting methanol to gasoline and distillates.
  12. Yasunaga Masatoshi (Itami JPX) Kohara Masanobu (Itami JPX), Lead frame and semiconductor device.
  13. Steffen Francis (Aix-Les-Bains FRX) Labelle Jean (Aix-Les-Bains FRX), Method for the encapsulation of integrated circuits.
  14. Olszewski Anthony R. (Bath NY) Tick Paul A. (Corning NY) Sanford ; deceased Leon M. (late of Campbell NY by Michele R. Sanford ; administratrix), Moldable fluoroaluminophosphate glasses.
  15. Tick Paul A. (Corning NY) Sanford ; deceased Leon M. (late of Campbell NY by Michele R. Sanford ; administratrix), Moldable glass compositions.
  16. Sanford Leon M. (Painted Post NY) Tick Paul A. (Corning NY), Moldable glasses.
  17. Baird John (Scottsdale AZ), Molding process for encapsulating semiconductor devices using a thixotropic compound.
  18. Meddles Dennis (Torrance CA), Molding process for semiconductor devices and lead frame structure therefor.
  19. Needham Donald G. (Bartlesville OK), Poly (arylene sulfide) composition suitable for use in semi-conductor encapsulation.
  20. Butt Sheldon H. (Godfrey IL), Reinforced glass composites.
  21. Smith ; III Edward F. (Madison CT) Hoffman Lewis C. (Singer Island FL), Sealing glass composite.
  22. Finkelstein Leo (San Francisco CA) Dumesnil Maurice E. (Los Altos Hills CA) Tetschlag Richard R. (San Jose CA), Sealing glass compositions.
  23. Cornelius Lauren K. (Painted Post NY) Francis Gaylord L. (Painted Post NY) Tick Paul A. (Corning NY), Sealing materials and glasses.

이 특허를 인용한 특허 (115)

  1. Rumsey, Brad D.; Bolken, Todd O.; Baerlocher, Cary J., Apparatus for reduced flash encapsulation of microelectronic devices.
  2. Von Koblinski, Carsten; Knabl, Michael; Meyer, Ursula; Santos Rodriguez, Francisco Javier; Breymesser, Alexander; Brockmeier, Andre, Chip package and a method for manufacturing a chip package.
  3. Clyne, Craig T.; Fernandez, John C., Die attached to a support member by a plurality of adhesive members.
  4. Cruz, Victor Hugo; Courtney, David Francis, Glass/ceramics replacement of epoxy for high temperature hermetically sealed non-axial electronic packages.
  5. Roberts, John K.; Reese, Spencer D., High power radiation emitter device and heat dissipating package for electronic components.
  6. Roberts,John K.; Reese,Spencer D., High power radiation emitter device and heat dissipating package for electronic components.
  7. Roberts,John K.; Reese,Spencer D., High power radiation emitter device and heat dissipating package for electronic components.
  8. John K. Roberts ; Frederick T. Bauer ; Joseph S. Stam ; Timothy A. Bonardi ; William L. Tonar ; Robert R. Turnbull, Indicators and illuminators using a semiconductor radiation emitter package.
  9. Roberts,John K; Bauer,Frederick T; Stam,Joseph S; Bonardi,Timothy A; Tonar,William L; Turnbull,Robert R, Indicators and illuminators using a semiconductor radiation emitter package.
  10. Ahmad,Syed Sajid, Interconnecting substrates for electrical coupling of microelectronic components.
  11. Ahmad,Syed Sajid, Interconnecting substrates for electrical coupling of microelectronic components.
  12. Seng,Eric Tan Swee; Chye,Lim Thiam, Invertible microfeature device packages.
  13. Seng,Eric Tan Swee; Lim,Thiam Chye, Invertible microfeature device packages.
  14. Kim,Do Hyung; Lee,Chung Hoon; Lee,Keon Young, Leadframe and packaged light emitting diode.
  15. Lee, Sang Min; Choi, Hyuck Jung; Kim, Mi Hae, Light emitting device having plural light emitting diodes and at least one phosphor for emitting different wavelengths of light.
  16. Lee, Sang Min; Choi, Hyuck Jung; Kim, Mi-Hae, Light emitting device having plural light emitting diodes and plural phosphors for emitting different wavelengths of light.
  17. Offermans, Paulus H. G.; Beckers, Lucas J. A. M., Light emitting device with tension relaxation.
  18. Lee, Chung-Hoon; Kim, Do-Hyung; Lee, Keon-Young, Light emitting diode package having multiple molding resins on a light emitting diode die.
  19. DeHaven, Patrick W.; Medeiros, David R.; Mitzi, David B., Low temperature melt-processing of organic-inorganic hybrid.
  20. DeHaven, Patrick W; Medeiros, David R; Mitzi, David B, Low temperature melt-processing of organic-inorganic hybrid.
  21. Okojie, Robert S., MEMS direct chip attach packaging methodologies and apparatuses for harsh environments.
  22. Jiang, Tongbi, Method and apparatus for attaching microelectronic substrates and support members.
  23. Jiang,Tongbi, Method and apparatus for attaching microelectronic substrates and support members.
  24. Jiang,Tongbi, Method and apparatus for attaching microelectronic substrates and support members.
  25. Savaria, Albert M., Method and apparatus for dispensing adhesive on microelectronic substrate supports.
  26. Lee, Kian Chai; Tim, Teoh Bee Yong; M, Vijendran; Choong, Lien Wah, Method and apparatus for distributing mold material in a mold for packaging microelectronic devices.
  27. Bolken, Todd O., Method and apparatus for packaging a microelectronic die.
  28. Bolken, Todd O., Method and apparatus for packaging a microelectronic die.
  29. Bolken, Todd O., Method and apparatus for packaging a microelectronic die.
  30. Rumsey, Brad D.; Bolken, Todd O.; Baerlocher, Cary J., Method and apparatus for reduced flash encapsulation of microelectronic devices.
  31. Brand,Joseph M., Method and apparatus for removing encapsulating material from a packaged microelectronic device.
  32. Brand,Joseph M., Method and apparatus for removing encapsulating material from a packaged microelectronic device.
  33. Williams, Vernon M.; Cobbley, Chad A., Method for packaging microelectronic substrates.
  34. Ahmad, Syed Sajid, Method of Interconnecting substrates for electrical coupling of microelectronic components.
  35. Cobbley,Chad A., Method of encapsulating interconnecting units in packaged microelectronic devices.
  36. Cobbley,Chad A., Method of encapsulating packaged microelectronic devices with a barrier.
  37. Neo, Chee Peng; Tan, Hock Chuan; Chew, Beng Chye; Chai, Yih Ming; Tan, Kian Shing, Method of fabricating microelectronic component assemblies employing lead frames having reduced-thickness inner lengths.
  38. Roberts, John K.; Stam, Joseph S.; Reese, Spencer D.; Turnbull, Robert R., Method of making a semiconductor radiation emitter package.
  39. Roberts, John K.; Reese, Spencer D., Method of making radiation emitter devices.
  40. Farnworth, Warren M., Methods for formation of recessed encapsulated microelectronic devices.
  41. Grigg, Ford B., Methods for manufacturing microelectronic devices and methods for mounting microelectronic packages to circuit boards.
  42. Bolken, Todd O.; Cobbley, Chad A., Methods for packaging image sensitive electronic devices.
  43. Bolken,Todd O.; Cobbley,Chad A., Methods for packaging image sensitive electronic devices.
  44. Bolken,Todd O.; Cobbley,Chad A., Methods for packaging image sensitive electronic devices.
  45. Bolken,Todd O.; Cobbley,Chad A., Methods for packaging image sensitive electronic devices.
  46. Lee, Choon Kuan; Chong, Chin Hui; Corisis, David J., Methods for packaging microelectronic devices and microelectronic devices formed using such methods.
  47. Lee, Choon Kuan; Chong, Chin Hui; Corisis, David J., Methods for packaging microelectronic devices and microelectronic devices formed using such methods.
  48. Lee, Choon Kuan; Chong, Chin Hui; Corisis, David J., Methods for packaging microelectronic devices and microelectronic devices formed using such methods.
  49. Benson,Peter A.; Watkins,Charles M., Methods for packaging microfeature devices and microfeature devices formed by such methods.
  50. Benson, Peter A.; Watkins, Charles M., Methods for packing microfeature devices and microfeature devices formed by such methods.
  51. Farnworth, Warren M.; Wood, Alan G., Methods for wafer-level packaging of microfeature devices and microfeature devices formed using such methods.
  52. Farnworth, Warren M.; Wood, Alan G., Methods for wafer-level packaging of microfeature devices and microfeature devices formed using such methods.
  53. Clyne, Craig T.; Fernandez, John C., Methods of adhering microfeature workpieces, including a chip, to a support member.
  54. Peng,Neo Chee; Chuan,Tan Hock; Chye,Chew Beng; Ming,David Chai Yih; Shing,Michael Tan Kian, Microelectronic component assemblies employing lead frames having reduced-thickness inner lengths.
  55. Peng,Neo Chee; Chuan,Tan Hock; Chye,Chew Beng; Ming,David Chai Yih; Shing,Michael Tan Kian, Microelectronic component assemblies employing lead frames having reduced-thickness inner lengths.
  56. Peterson, Darin L.; Wensel, Richard W.; Lee, Choon Kuan; Faull, James A., Microelectronic component assemblies having exposed contacts.
  57. Seng,Eric Tan Swee; Chung,Edmund Low Kwok, Microelectronic component assemblies with recessed wire bonds and methods of making same.
  58. Seng,Erin Tan Swee; Chung,Edmund Low Kwok, Microelectronic component assemblies with recessed wire bonds and methods of making same.
  59. Tan, Eric Swee Seng; Low, Edmund Kwok Chung, Microelectronic component assemblies with recessed wire bonds and methods of making same.
  60. Kweon, Young Do; Brooks, J. Michael; Jiang, Tongbi, Microelectronic devices.
  61. Brand,Joseph M., Microelectronic devices and methods for manufacturing and operating packaged microelectronic device assemblies.
  62. Grigg,Ford B., Microelectronic devices and methods for mounting microelectronic packages to circuit boards.
  63. Bolken, Todd O., Microelectronic devices and microelectronic die packages.
  64. Fee, Setho Sing, Microelectronic devices having intermediate contacts for connection to interposer substrates, and associated methods of packaging microelectronic devices with intermediate contacts.
  65. Fee, Setho Sing, Microelectronic devices having intermediate contacts for connection to interposer substrates, and associated methods of packaging microelectronic devices with intermediate contacts.
  66. Fee, Setho Sing, Microelectronic devices having intermediate contacts for connection to interposer substrates, and associated methods of packaging microelectronic devices with intermediate contacts.
  67. Corisis, David J.; Chong, Chin Hui; Lee, Choon Kuan, Microelectronic devices, stacked microelectronic devices, and methods for manufacturing such devices.
  68. Corisis, David J.; Chong, Chin Hui; Lee, Choon Kuan, Microelectronic devices, stacked microelectronic devices, and methods for manufacturing such devices.
  69. Corisis, David J.; Chong, Chin Hui; Lee, Choon Kuan, Microelectronic devices, stacked microelectronic devices, and methods for manufacturing such devices.
  70. Corisis, David J.; Chong, Chin Hui; Lee, Choon Kuan, Microelectronic devices, stacked microelectronic devices, and methods for manufacturing such devices.
  71. Corisis, David J.; Chong, Chin Hui; Lee, Choon Kuan, Microelectronic devices, stacked microelectronic devices, and methods for manufacturing such devices.
  72. Clyne, Craig T.; Fernandez, John C., Microfeature systems including adhered microfeature workpieces and support members.
  73. Salessi, Nader, Modular LED lamp.
  74. Salessi, Nader, Modular LED lamp.
  75. Masuda,Mitsuhiro, Multi-chip module packaging with thermal expansion coefficiencies.
  76. Aida, Kazuya; Suehiro, Yoshinobu, Optical device and method for making the same.
  77. Chye, Lim Thiam; Fee, Setho Sing; Seng, Eric Tan Swee, Packaged microelectronic component assemblies.
  78. Heng, Puah Kia, Packaged microelectronic component assemblies.
  79. Heng, Puah Kia, Packaged microelectronic component assemblies.
  80. Eng, Meow Koon; Low, Sui Waf; Chan, Min Yu; Chia, Yong Poo; Ser, Bok Leng; Zhou, Wei, Packaged microelectronic components.
  81. Koon, Eng Meow; Waf, Low Siu; Yu, Chan Min; Poo, Chia Yong; Leng, Ser Bok; Wei, Zhou, Packaged microelectronic components.
  82. Koon,Eng Meow; Waf,Low Siu; Yu,Chan Min; Poo,Chia Yong; Leng,Ser Bok; Wei,Zhou, Packaged microelectronic components.
  83. Koon, Eng Meow; Waf, Low Siu; Yu, Chan Min; Poo, Chia Yong; Leng, Ser Bok; Wei, Zhou, Packaged microelectronic components with terminals exposed through encapsulant.
  84. Corisis, David J.; Brooks, Mike, Packaged microelectronic devices and methods for assembling microelectronic devices.
  85. Corisis, David J.; Brooks, Mike, Packaged microelectronic devices and methods for assembling microelectronic devices.
  86. Schwab, Matt E.; Brooks, J. Michael; Corisis, David J., Packaged microelectronic devices and methods for manufacturing packaged microelectronic devices.
  87. Schwab, Matt E.; Corisis, David J.; Brooks, J. Michael, Packaged microelectronic devices and methods for manufacturing packaged microelectronic devices.
  88. Schwab, Matt E.; Corisis, David J.; Brooks, J. Michael, Packaged microelectronic devices and methods for manufacturing packaged microelectronic devices.
  89. Thurgood, Blaine; Corisis, David, Packaged microelectronic devices and methods for packaging microelectronic devices.
  90. Fee, Setho Sing; Chye, Lim Thiam; Seng, Eric Tan Swee, Packaged microelectronic devices and methods of forming same.
  91. Fee, Setho Sing; Chye, Lim Thiam; Seng, Eric Tan Swee, Packaged microelectronic devices and methods of forming same.
  92. Brand,Joseph M., Packaged microelectronic devices including first and second casings.
  93. Corisis, David J.; Chong, Chin Hui; Lee, Choon Kuan, Packaged microelectronic devices recessed in support member cavities, and associated methods.
  94. Corisis, David J.; Chong, Chin Hui; Lee, Choon Kuan, Packaged microelectronic devices recessed in support member cavities, and associated methods.
  95. Corisis, David J.; Chong, Chin Hui; Lee, Choon Kuan, Packaged microelectronic devices recessed in support member cavities, and associated methods.
  96. Cobbley, Chad A., Packaged microelectronic devices with interconnecting units.
  97. James, Stephen L.; Cobbley, Chad A., Packaged microelectronic devices with pressure release elements and methods for manufacturing and using such packaged microelectronic devices.
  98. James,Stephen L.; Cobbley,Chad A., Packaged microelectronic devices with pressure release elements and methods for manufacturing and using such packaged microelectronic devices.
  99. Roberts, John K.; Reese, Spencer D., Radiation emitter device having an encapsulant with different zones of thermal conductivity.
  100. Farnworth, Warren M., Recessed encapsulated microelectronic devices and methods for formation.
  101. Farnworth, Warren M., Recessed encapsulated microelectronic devices and methods for formation.
  102. Seng, Eric Tan Swee, Reduced footprint packaged microelectronic components and methods for manufacturing such microelectronic components.
  103. Seng,Eric Tan Swee, Reduced footprint packaged microelectronic components and methods for manufacturing such microelectronic components.
  104. Bolken, Todd O.; Cobbley, Chad A., Sealed electronic device packages with transparent coverings.
  105. John K. Roberts ; Joseph S. Stam ; Spencer D. Reese ; Robert R. Turnbull, Semiconductor radiation emitter package.
  106. Roberts,John K.; Stam,Joseph S.; Reese,Spencer D.; Turnbull,Robert R., Semiconductor radiation emitter package.
  107. Kim, Do-Hyung; Lee, Chung-Hoon; Lee, Keon-Young; Park, Kwang-Il, Side illumination lens and luminescent device using the same.
  108. Farnworth, Warren M., Stereolithographic methods for fabricating hermetic semiconductor device packages and semiconductor devices including stereolithographically fabricated hermetic packages.
  109. Farnworth, Warren M., Stereolithographic methods for fabricating hermetic semiconductor device packages and semiconductor devices including stereolithographically fabricated hermetic packages.
  110. Farnworth, Warren M., Stereolithographic methods for fabricating hermetic semiconductor device packages and semiconductor devices including stereolithographically fabricated hermetic packages.
  111. Farnworth, Warren M., Stereolithographic methods for fabricating hermetic semiconductor device packages and semiconductor devices including stereolithographically fabricated hermetic packages.
  112. Farnworth, Warren M., Stereolithographic methods for fabricating hermetic semiconductor device packages and semiconductor devices including stereolithographically fabricated hermetic packages.
  113. Farnworth, Warren M., Stereolithographic methods for fabricating hermetic semiconductor device packages and semiconductor devices including stereolithographically fabricated hermetic packages.
  114. Warren M. Farnworth, Stereolithographic methods for fabricating hermetic semiconductor device packages and semiconductor devices including stereolithographically fabricated hermetic packages.
  115. Farnworth, Warren M., Systems and methods for compressing an encapsulant adjacent a semiconductor workpiece.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로