$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Heterojunction bipolar transistor 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • H01L-029/737
출원번호 US-0892673 (1997-07-14)
우선권정보 JP-0183274 (1996-07-12)
발명자 / 주소
  • Oda Katsuya,JPX
  • Ohue Eiji,JPX
  • Onai Takahiro,JPX
  • Washio Katsuyoshi,JPX
출원인 / 주소
  • Hitachi, Ltd., JPX
대리인 / 주소
    Antonelli, Terry, Stout & Kraus, LLP
인용정보 피인용 횟수 : 73  인용 특허 : 7

초록

A self-aligned bipolar transistor which has a small base resistance and small emitter-base and collector-base capacitances and is operable at high speed is disclosed. This bipolar transistor is characterized in that a low concentration collector region made of single crystal Si--Ge is self-alignedly

대표청구항

[ What is claimed is:] [1.] A bipolar transistor comprising, at least:a multilayered film which includes a single crystal silicon layer of a first conductivity type, a first insulating layer formed on the surface of said single crystal silicon layer of the first conductivity type and having an openi

이 특허에 인용된 특허 (7)

  1. Imai Kiyotaka (Tokyo JPX), Bipolar transistor with particular base structure.
  2. Sato Fumihiko (Tokyo JPX) Tashiro Tsutomu (Tokyo JPX), Dual layer epitaxtial base heterojunction bipolar transistor.
  3. Hayashi Shigeo (Kanagawa JPX), Gain stabilizing amplifier.
  4. Yamazaki Toru (Tokyo JPX), Heterojunction bipolar transistor.
  5. Yamazaki Toru (Tokyo JPX), Heterojunction bipolar transistor having particular Ge distributions and gradients.
  6. Imai Kiyotaka (Tokyo JPX), Process of producing heterojunction bipolar transistor with silicon-germanium base.
  7. Casper, Paul W.; Seiler, Norman C.; Nixon, Thomas J.; Waschka, Jr., George A.; Patisaul, Charles R.; Toy, James W.; Burton, Jr., Willie T.; Ashley, W. B.; Orlando, Jr., Fred J.; Giri, Ronald R.; Halp, Repeatered, multi-channel fiber optic communication network having fault isolation system.

이 특허를 인용한 특허 (73)

  1. Enicks, Darwin Gene; Carver, Damian, Bandgap and recombination engineered emitter layers for SiGe HBT performance optimization.
  2. Enicks,Darwin Gene; Carver,Damian, Bandgap engineered mono-crystalline silicon cap layers for SiGe HBT performance enhancement.
  3. Freeman, Gregory G.; Subbanna, Seshadri; Jagannathan, Basanth; Schonenberg, Kathryn T.; Jeng, Shwu-Jen; Stein, Kenneth J.; Johnson, Jeffrey B., Bipolar device having shallow junction raised extrinsic base and method for making the same.
  4. Benoit, John J.; Elliot, James R.; Gray, Peter B.; Joseph, Alvin J.; Liu, Qizhi; Willets, Christa R., Bipolar junction transistors with self-aligned terminals.
  5. Benoit, John J.; Elliott, James R.; Gray, Peter B.; Joseph, Alvin J.; Liu, Qizhi; Willets, Christa R., Bipolar junction transistors with self-aligned terminals.
  6. Stengl,Reinhard; Meister,Thomas; Sch채fer,Herbert; Franosch,Martin, Bipolar transistor.
  7. Asai, Akira; Ohnishi, Teruhito; Takagi, Takeshi, Bipolar transistor and fabrication method thereof.
  8. Oda, Katsuya; Ohue, Eiji; Kondo, Masao; Washio, Katsuyoshi; Tanabe, Masamichi; Shimamoto, Hiromi, Bipolar transistor and manufacturing method thereof.
  9. Asai, Akira; Ohnishi, Teruhito; Takagi, Takeshi, Bipolar transistor and method manufacture thereof.
  10. Stengl, Reinhard; Meister, Thomas; Sch?fer, Herbert; Franosch, Martin, Bipolar transistor and method of fabricating a bipolar transistor.
  11. Khater,Marwan H.; Dunn,James S.; Harame,David L.; Joseph,Alvin J.; Liu,Qizhi; Pagette,Francois; St. Onge,Stephen A.; Stricker,Andreas D., Bipolar transistor having raised extrinsic base with selectable self-alignment and methods of forming same.
  12. Khater,Marwan H.; Dunn,James S.; Harame,David L.; Joseph,Alvin J.; Liu,Qizhi; Pagette,Francois; St. Onge,Stephen A.; Stricker,Andreas D., Bipolar transistor having raised extrinsic base with selectable self-alignment and methods of forming same.
  13. Akatsu,Hiroyuki; Divakaruni,Rama; Khater,Marwan; Schnabel,Christopher M.; Tonti,William, Bipolar transistor having reduced collector-base capacitance.
  14. Kraft, Jochen; Loeffler, Bernhard; Roehrer, Georg, Bipolar transistor including a base layer containing carbon atoms and having three distinct layers being doped with a trivalent substance.
  15. Freeman, Gregory G.; Khater, Marwan H.; Pagette, Francois, Bipolar transistor self-alignment with raised extrinsic base extension and methods of forming same.
  16. Freeman, Gregory G.; Khater, Marwan H.; Pagette, Francois, Bipolar transistor self-alignment with raised extrinsic base extension and methods of forming same.
  17. Adam,Thomas N.; Chan,Kevin K.; Joseph,Alvin J.; Khater,Marwan H.; Liu,Qizhi; Rainey,Beth Ann; Schonenberg,Kathryn T., Bipolar transistor structure with self-aligned raised extrinsic base and methods.
  18. Adam,Thomas N.; Chan,Kevin K.; Joseph,Alvin J.; Khater,Marwan H.; Liu,Qizhi; Rainey,Beth Ann; Schonenberg,Kathryn T., Bipolar transistor structure with self-aligned raised extrinsic base and methods.
  19. Schwartzmann, Thierry, Contact structure on a deep region formed in a semiconductor substrate.
  20. Schuegraf, Klaus; Chapek, David L., Epitaxial growth in a silicon-germanium semiconductor device with reduced contamination.
  21. Malladi, Ramana M.; Newton, Kim M., Flat response device structures for bipolar junction transistors.
  22. Wada, Kazumi; Kimerling, Lionel C., Ge photodetectors.
  23. Morse, Michael T.; Dosunmu, Olufemi I.; Liu, Ansheng; Paniccia, Mario J., Germanium/silicon avalanche photodetector with separate absorption and multiplication regions.
  24. Frei, Michel Ranjit; King, Clifford Alan; Ma, Yi; Mastrapasqua, Marco; Ng, Kwok K, Heterojunction bipolar transistor.
  25. Wilhelm, Detlef, Heterojunction bipolar transistor and method for making same.
  26. Joseph, Alvin Jose; Liu, Qizhi, High f and fbipolar transistor and method of making same.
  27. Joseph,Alvin Jose; Liu,Qizhi, High fand fbipolar transistor and method of making same.
  28. Cai, Jin; Chan, Kevin K.; Haensch, Wilfried E.; Ning, Tak H., Horizontal polysilicon-germanium heterojunction bipolar transistor.
  29. Chantre Alain,FRX ; Marty Michel,FRX ; Dutartre Didier,FRX ; Monroy Augustin,FRX ; Laurens Michel,FRX ; Guette Francois,FRX, Low-noise vertical bipolar transistor and corresponding fabrication process.
  30. Enicks,Darwin Gene, Method and system for controlled oxygen incorporation in compound semiconductor films for device performance enhancement.
  31. Soman, Ravindra; Murthy, Anand, Method for fabricating a bipolar transistor base.
  32. Soman, Ravindra; Murthy, Anand; VanDerVoorn, Peter; Ahmed, Shahriar, Method for fabricating a heterojunction bipolar transistor.
  33. Khater,Marwan H., Method for forming a bipolar transistor device with self-aligned raised extrinsic base.
  34. Fujimaki, Hirokazu, Method for manufacturing semiconductor device employing solid phase diffusion.
  35. Klaus Schuegraf ; David L. Chapek, Method for reducing contamination prior to epitaxial growth and related structure.
  36. Akatsu,Hiroyuki; Divakaruni,Rama; Khater,Marwan; Schnabel,Christopher M.; Tonti,William, Method of fabricating a bipolar transistor having reduced collector-base capacitance.
  37. Akatsu, Hiroyuki; Divakaruni, Rama; Freeman, Gregory G.; Greenberg, David R.; Khater, Marwan H.; Tonti, William R., Method of fabricating self-aligned bipolar transistor having tapered collector.
  38. Takasuke Hashimoto JP, Method of manufacturing semiconductor device with no parasitic barrier.
  39. Gorbachov, Oleksandr, Multi mode radio frequency transceiver front end circuit with inter-stage power divider.
  40. Gorbachov, Oleksandr, Multi-channel radio frequency front end circuit.
  41. Gorbachov, Oleksandr, Multi-channel radio frequency front end circuit with full receive diversity for multi-path mitigation.
  42. Gorbachov, Oleksandr, Multi-mode radio frequency front end module.
  43. Gorbachov, Oleksandr, Radio frequency transceiver front end circuit.
  44. Gorbachov, Oleksandr, Radio frequency transceiver front end circuit with direct current bias switch.
  45. Gorbachov, Oleksandr, Radio frequency transceiver front end circuit with matching circuit voltage divider.
  46. Gorbachov, Oleksandr, Radio frequency transceiver front end circuit with parallel resonant circuit.
  47. Coolbaugh, Douglas Duane; Dupuis, Mark D.; Gallagher, Matthew D.; Geiss, Peter J.; Philips, Brett A., STI pull-down to control SiGe facet growth.
  48. Adam, Thomas N.; Krishnasamy, Rajendran, Selective links in silicon hetero-junction bipolar transistors using carbon doping and method of forming same.
  49. Louis D. Lanzerotti ; Steven H. Voldman, Self-aligned SiGe NPN with improved ESD robustness using wide emitter polysilicon extension.
  50. Chan, Kevin K.; Harame, David L.; Herrin, Russell T.; Liu, Qizhi, Self-aligned emitter-base in advanced BiCMOS technology.
  51. Chan, Kevin K.; Harame, David L.; Herrin, Russell T.; Liu, Qizhi, Self-aligned emitter-base in advanced BiCMOS technology.
  52. Joseph, Alvin J.; Liu, Qizhi; Rainey, BethAnn; Schonenberg, Kathryn T., Self-aligned raised extrinsic base bipolar transistor structure and method.
  53. Miura, Makoto; Washio, Katsuyoshi; Shimamoto, Hiromi, Semiconductor device and manufacturing method of the same.
  54. Oda, Katsuya, Semiconductor device and method for manufacturing the same.
  55. Miura,Makoto; Washio,Katsuyoshi; Shimamoto,Hiromi, Semiconductor device and method of manufacturing the same.
  56. Hashimoto, Takasuke, Semiconductor device having the effect that the drop in the current gain is kept to the minimum, when the substrate density is amplified and that the variation in the collector current is improved.
  57. Hashimoto, Takasuke, Semiconductor device having the effect that the drop in the current gain is kept to the minimum, when the substrate density is amplified and that the variation in the collector current is improved.
  58. Oue, Eiji; Washio, Katsuyoshi; Shimamoto, Hiromi; Oda, Katsuya; Miura, Makoto, Semiconductor device with reduced base resistance.
  59. Miura, Makoto; Saito, Shinichi; Lee, Youngkun; Oda, Katsuya, Semiconductor photodiode device and manufacturing method thereof.
  60. Franosch, Martin; Meister, Thomas; Schäfer, Herbert; Stengl, Reinhard; Wolf, Konrad, Silicon bipolar transistor, circuit arrangement and method for producing a silicon bipolar transistor.
  61. Gorbachov, Oleksandr, Single input/output port radio frequency transceiver front end circuit.
  62. Gorbachov, Oleksandr, Single input/output port radio frequency transceiver front end circuit with low noise amplifier switching transistor.
  63. Chan,Kevin K.; Khater,Marwan H.; Schonenberg,Kathryn T.; Siddhartha,Panda, Structure and method for making heterojunction bipolar transistor having self-aligned silicon-germanium raised extrinsic base.
  64. Khater, Marwan H., Structure and method of forming a bipolar transistor having a self-aligned raised extrinsic base using link-up region formed from an opening therein.
  65. Divakaruni, Rama; Freeman, Gregory; Khater, Marwan; Tonti, William, Structure and method of forming a bipolar transistor having a void between emitter and extrinsic base.
  66. Khater,Marwan H.; Pagette,Francois, Structure and method of forming bipolar transistor having a self-aligned raised extrinsic base using self-aligned etch stop layer.
  67. Akatsu,Hiroyuki; Divakaruni,Rama; Freeman,Gregory G.; Greenberg,David R.; Khater,Marwan H.; Tonti,William R., Structure and method of self-aligned bipolar transistor having tapered collector.
  68. Greenberg, David R.; Jeng, Shwu-Jen, Transistor structure with minimized parasitics and method of fabricating the same.
  69. Greenberg,David R.; Jeng,Shwu Jen, Transistor structure with minimized parasitics and method of fabricating the same.
  70. Greenberg,David R.; Jeng,Shwu Jen, Transistor structure with minimized parasitics and method of fabricating the same.
  71. Greenberg,David R.; Jeng,Shwu Jen, Transistor structure with minimized parasitics and method of fabricating the same.
  72. Cai, Jin; Chan, Kevin K.; Haensch, Wilfried E.; Ning, Tak H., Vertical polysilicon-germanium heterojunction bipolar transistor.
  73. Cai, Jin; Chan, Kevin K.; Haensch, Wilfried E.; Ning, Tak H., Vertical polysilicon-germanium heterojunction bipolar transistor.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로