$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Fully distributed processing memory element

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • G06F-013/00
출원번호 US-0468500 (1995-06-06)
발명자 / 주소
  • Barker Thomas Norman
  • Collins Clive Allan
  • Dapp Michael Charles
  • Dieffenderfer James Warren
  • Knowles Billy Jack
  • Lesmeister Donald Michael
  • Miles Richard Ernest
  • Nier Richard Edward
  • Richards
출원인 / 주소
  • International Business Machines Corporation
대리인 / 주소
    Augspurger
인용정보 피인용 횟수 : 90  인용 특허 : 117

초록

A parallel array processor for massively parallel applications is formed with low power CMOS with DRAM processing while incorporating processing elements on a single chip. Eight processors on a single chip have their own associated processing element, significant memory, and I/O and are interconnect

대표청구항

[ What is claimed is:] [11.] The computer system according to claim 1 further comprising means for enabling distributed fault tolerance by an n-redundancy mode, where the data is given a redundancy number based on its importance and replicated, a number of times according to the redundancy number, w

이 특허에 인용된 특허 (117)

  1. Li Hungwen (Pleasantville NY) Wang Ching-Chy (Fishkill NY), Adaptive instruction processing by array processor having processor identification and data dependent status registers i.
  2. Dawes Robert L. (Allen TX), Adaptive processing system having an array of individually configurable processing components.
  3. Frey ; Jr. Alexander H. (Pasadena CA) Gould Joel M. (Norwood MA) Higgins ; Jr. Charles M. (Baton Rouge LA), Adaptive routing in a parallel computing system.
  4. Gilbreath ; Cecil R. ; Womble ; Jimmie L., Advanced array transform processor with fixed/floating point formats.
  5. Athas William C. (Sandy UT) Faucette Reese (Pasadena CA) Seitz Charles L. (San Luis Rey CA), Apparatus for intrasystem communications within a binary n-cube including buffer lock bit.
  6. Davis Alan L. (Half Moon Bay CA) Robison Shane V. (Half Moon Bay CA) Stevens Kenneth S. (Union City CA), Apparatus for multi-processor communications.
  7. Hunt David J. (Stotfold GB2), Array processor.
  8. Reddaway Stewart F. (Baldock GB2), Array processor.
  9. Takahashi Junichi (Kanagawa JPX) Hattori Sanshiro (Kanagawa JPX) Kimura Takashi (Kanagawa JPX) Iwata Atsushi (Kanagawa JPX), Array processor and control method thereof.
  10. Barnes George H. (Wayne PA) Lundstrom Stephen F. (Wayne PA) Shafer Philip E. (Holmes PA), Array processor architecture.
  11. Lee Yung-Cheng (Boulder CO) Segelken John M. (Morristown NJ), Article comprising a stacked array of electronic subassemblies.
  12. Stolfo Salvatore J. (Ridgewood NJ) Miranker Daniel P. (Austin TX), Binary tree parallel processor.
  13. Grinberg Jan (Los Angeles CA) Nash James G. (Los Angeles CA) Little Michael J. (Woodland Hills CA), Cellular array having data dependent processing capabilities.
  14. Morton Steven G. (Oxford CT), Cellular array processor with individual cell-level data-dependent cell control and multiport input memory.
  15. Morton Steven G. (Oxford CT), Cellular array processor with variable nesting depth vector control by selective enabling of left and right neighboring.
  16. Mattheyses Robert M. (Schenectady NY), Circuit switching network with routing nodes.
  17. Kulisch Ulrich (Im Eichbaumle 37 7500 Karlsruhe DEX), Circuitry for generating scalar products and sums of floating point numbers with maximum accuracy.
  18. Chen Steve S. (Chippewa Falls) Simmons Frederick J. (Neillsville) Spix George A. (Eau Claire) Wilson Jimmie R. (Eau Claire) Miller Edward C. (Eau Claire) Eckert Roger E. (Eau Claire) Beard Douglas R., Cluster architecture for a highly parallel scalar/vector multiprocessor system.
  19. Ruetz Peter A. (Redwood City CA), Compensating time delay in filtering signals of multi-dimensional reconvigurable array processors.
  20. Nash James G. (Los Angeles CA) Shu David B. (Canoga Park CA), Computer vision architecture.
  21. Peterson John C. (Alta Loma CA) Tuazon Jesus O. (Anaheim CA) Lieberman Don (Cupertino CA) Pniel Moshe (West Covina CA), Concurrent hypercube system with improved message passing.
  22. Chand Alhad M. (Columbia MD) Snell Charles K. (Baltimore MD), Conformal image processing apparatus and method.
  23. Spix George A. (Eau Claire WI) Collier Glen L. (Eau Claire WI) Throop G. Joseph (Eau Claire WI) Clounch David L. (Chippewa Falls WI) Rhea Cris J. (Eau Claire WI) Beard Douglas R. (Eleva WI), Control and maintenance subsystem network for use with a multiprocessor computer system.
  24. Sowa Masahiro (Gunma JPX), Control token mechanism for sequence dependent instruction execution in a multiprocessor.
  25. Finnila Charles A. (Los Angeles CA), Cooperative-word linear array parallel processor.
  26. Ohkami Takahide (Kanagawa JPX) Iijima Nobuyuki (Kanagawa JPX) Sakamoto Teijiro (Kanagawa JPX) Hirai Toshiyuki (Kanagawa JPX), Data processing system for array computation.
  27. Miller Edward C. (Eau Claire WI) Spix George A. (Eau Claire WI) Schooler Anthony R. (Eau Claire WI) Beard Douglas R. (Eleva WI) Silbey Alexander A. (Eau Claire WI) Phelps Andrew E. (Eau Claire WI), Dedicated centralized signaling mechanism for selectively signaling devices in a multiprocessor system.
  28. Boettle Dietrich (Bulhenweg DEX) Preisach Helmuth (Murr DEX) Schrodi Karl (Heimsheim DEX), Digital circuit-switching and packet-switching network and switching facility therefor.
  29. Kohl Wayne H. (LaCrescenta CA), Distributed multiport memory architecture.
  30. Mattheyses Robert M. (Schenectady NY) Gostelow Kim P. (Schenectady NY), Distributed processing system including reconfigurable elements.
  31. Ing-Simmons Nicholas K. (Oakley TX GB2) Guttag Karl M. (Missouri City TX) Gove Robert J. (Plano TX) Balmer Keith (Bedford GB2), Dual mode SIMD/MIMD processor providing reuse of MIMD instruction memories as data memories when operating in SIMD mode.
  32. Calvignac Jean (LaGaude FRX) Secondo Pierre (Saint Jeannet FRX), Dynamic bandwidth allocation mechanism between circuit slots and packet bit stream in a communication network.
  33. Schwarz Eric M. (Endicott NY) Vassiliadis Stamatis (Vestal NY), Dynamic multiple instruction stream multiple data multiple pipeline apparatus for floating-point single instruction stre.
  34. Ben-Ayed Mondher (Rochester NY) Merriam Charles W. (Rochester NY), Dynamic routing system for a multinode communications network.
  35. Neches Philip M. (Pasadena CA) Hartke David H. (Los Angeles CA) Baran Richard J. (Torrance CA) Woodcock Darryl L. (Manhattan Beach CA) Papachristidis Alexandros C. (Gainesville FL), Dynamically partitionable parallel processors.
  36. Cok Ronald S. (Rochester NY), Enhanced input/output architecture for toroidally-connected distributed-memory parallel computers.
  37. Mitchell James A. (Endicott NY) Bechdel John F. (Endicott NY), Extended floating point operations supporting emulation of source instruction execution.
  38. Adams ; III George B. (West Lafayette IN) Siegel Howard J. (West Lafayette IN), Extra stage cube.
  39. Leeland Steven B. (Phoenix AZ), Floating-point systolic array including serial processors.
  40. Jennings Ronald B. (Richardson TX) Shaver Donald P. (Dallas TX) Ward Maurice A. T. (Plano TX) Parsons Eric A. (Dallas TX) Mueller ; Jr. Philip T. (Carrollton TX), General-purpose array processor.
  41. Holsztynski Wlodzimierz (Orlando FL), Geometric-arithmetic parallel processor.
  42. Colley Stephen R. (Salinas CA) Jurasek David W. (Banks OR) Palmer John F. (Tempe AZ) Richardson William S. (Beaverton OR) Wilde Doran K. (Beaverton OR), High performance computer system.
  43. Colley Stephen R. (Reno NV) Kenoyer Stanley P. (Forest Grove OR) Wilde Doran K. (Beaverton OR), Hypercube processor network in which the processor indentification numbers of two processors connected to each other thr.
  44. Shu Renben (St. Paul MN) Du David H. C. (New Brighton MN), Improved hypercube topology for multiprocessor computer systems.
  45. Carrison Craig L. (Golden Valley MN) Joseph James D. (Oakdale MN) Narendra Patrenahalli M. (Plymouth MN), Integrated cellular array parallel processor.
  46. Staab David (San Jose CA) Vijeh Nader (Cupertino CA), Integrated multi-port repeater having shared resources.
  47. Fiduccia Charles M. (Schenectady NY), Local interconnection scheme for parallel processing architectures.
  48. Hamstra James R. (Plymouth MN) Koehler Howard A. (Minneapolis MN) Rusterholz John T. (Roseville MN) Tanglin David J. (Anoka MN), Local store for scientific vector processor.
  49. Morton Steven G. (Oxford CT), Manufacturing test data storage apparatus for dynamically reconfigurable cellular array processor chip.
  50. Grondalski Robert S. (Maynard MA), Massively parallel array processing system.
  51. Grondalski Robert S. (Maynard MA), Massively parallel array processing system with processors selectively accessing memory module locations using address i.
  52. Administration, with respect to an invention of; Fung, Lai-Wo, Massively parallel processor computer.
  53. Zenios Stavros A. (Marlton NJ) Hutchinson James M. (Cambridge MA), Massively-parallel computer system for generating paths in a binomial lattice.
  54. Carvey Philip P. (Bedford MA) Crowther William R. (Lexington MA) Rettberg Randall D. (Concord MA), Memory accessing switch network.
  55. Firoozmand Farzin (Cupertino CA), Memory management system and method for network controller.
  56. Dolecek Quentin E. (Silver Spring MD), Memory-linked wavefront array processor.
  57. Phelps Andrew E. (Eau claire WI) Beard Douglas R. (Eleva WI) Woodsmansee Michael A. (Eau Claire WI), Method and apparatus for a special purpose arithmetic boolean unit.
  58. Peterson John C. (Alta Loma CA) Chow Edward (San Dimas CA) Madan Herb S. (Marina del Rey CA), Method and apparatus for eliminating unsuccessful tries in a search tree.
  59. Thiel Tamiko (Somerville MA) Clayton Richard (Stow MA) Feyman Carl (Cambridge MA) Hillis W. D. (Cambridge MA) Kahle Brewster (Boston MA), Method and apparatus for interconnecting processors in a hyper-dimensional array.
  60. Hillis W. Daniel (Brookline MA), Method and apparatus for routing message packets.
  61. Omoda Koichiro (Sagamihara JPX) Tanaka Teruo (Hachioji JPX) Nakagoshi Junji (Tokyo JPX) Hamanaka Naoki (Tokyo JPX) Nagashima Shigeo (Hachioji JPX), Method and apparatus for transferring vector data between parallel processing system with registers & logic for inter-pr.
  62. Lorie Raymond A. (San Jose CA) Strong ; Jr. Hovey R. (San Jose CA), Method for conditional branch execution in SIMD vector processors.
  63. Sandaiji Hideto (Kasugai JPX) Ikeda Koji (Nagoya JPX) Onishi Yuji (Nagoya JPX), Method of producing a core for magnetic head.
  64. Neches Philip M. (Pasadena CA), Methods of selecting simultaneously transmitted messages in a multiprocessor system.
  65. Smith Harry F. (7 Fern La. Newtown CT 06470), Minimal connectivity parallel data processing system.
  66. Xu Zhaochang (1211/9 Beijing Xi Lu Shanghai NJ CNX) Wu Dongming (8 Lynnfield Dr. Morristown NJ 07960), Multi-computer system of the same architecture with cooperative capability and the cooperating method thereof.
  67. Gove Robert J. (Plano TX) Balmer Keith (Bedford GB2) Ing-Simmons Nicholas K. (Bedford TX GB2) Guttag Karl M. (Missouri City TX), Multi-processor reconfigurable in single instruction multiple data (SIMD) and multiple instruction multiple data (MIMD).
  68. Glasser Lance A. (14913 Dufief Dr. North Potomac MD 20878-2518), Multipart memory apparatus with error detection.
  69. Anderson Patrick E. (San Jose CA) Bunten Roland J. (Tucson AZ) Higgins William T. (San Jose CA) Hruby Ronda J. (San Jose CA) Mirabeau Serge (San Jose CA), Multiprocessor system architecture with high availability.
  70. Ranade Abhiram G. (Berkeley CA), Multiprocessor/memory interconnection network wherein messages sent through the network to the same memory are combined.
  71. Humphrey Donald J. (Forest Lake MN) Hughes James P. (Lino Lakes MN) Peterson Wayne A. (Ramsey MN) Roiger Wayne R. (St. Michael MN), Network communications adapter with dual interleaved memory banks servicing multiple processors.
  72. Widen Melinda A. (Arlington MA) Bradley John J. (Framingham MA) O\Har George M. (Chelmsford MA), Nibble and word addressable memory arrangement.
  73. Palmer John F. (Hillsboro OR) Ravenel Bruce W. (Sunnyvale CA) Nave Rafi (Kiriat Motzkia ILX), Numeric data processor.
  74. Georgiou Christos J. (White Plains NY) Varma Anujan M. (Croton-on-Hudson NY), One-sided crosspoint switch with distributed control.
  75. Simmons Frederick J. (Neillsville WI) Chen Steve S. (Chippewa Falls WI) Pautsch Greg W. (Chippewa Falls WI) Rabska Michael H. (Eau Claire WI) Girling Dennis F. (Cadott WI) Paffel Douglas C. (Stanley , Packaging architecture for a highly parallel multiprocessor system.
  76. Graybill Robert B. (Ellicott City MD), Parallel bit serial data processor.
  77. Fiduccia Charles M. (Schenectady NY) Stearns Richard E. (Schenectady NY), Parallel broadcasting method and apparatus.
  78. Kan Takashi (Kanagawa JPX), Parallel data processing system combining a SIMD unit with a MIMD unit and sharing a common bus, memory, and system cont.
  79. Miyata Hiroyuki (Kamakura JPX), Parallel data processor with shift register inter-processor transfer.
  80. Ewert Alfred P. (1088 Park Ave. New York NY 10022), Parallel digital processor.
  81. Morrison Gordon E. (Denver CO) Brooks Christopher B. (Boulder CO) Gluck Frederick G. (Boulder CO), Parallel processing method and apparatus for increasing processing throughout by parallel processing low level instructi.
  82. Jesshope Christopher R. (Dept. of Electronics and Computer Science ; The University of Southampton Highfield ; Southampton SO9 5NH GB3) Pope Patrick S. (Dept. of Electronics and Computer Science ; Th, Parallel processing system including control computer for dividing an algorithm into subalgorithms and for determining n.
  83. Gifford David K. (Cambridge MA), Parallel processing system with processor array and network communications system for transmitting messages of variable.
  84. Gifford David K. (Cambridge MA), Parallel processing system with processor array having SIMD/MIMD instruction processing.
  85. Gifford David K. (Cambridge MA), Parallel processing system with processor array having memory system included in system memory.
  86. Hillis W. Daniel (Brookline MA), Parallel processor.
  87. Hillis W. Daniel (111 Ivy St. Brookline MA 02146), Parallel processor array system controlled in response to composition status signal.
  88. Morrison Gordon E. (Denver CO) Brooks Christopher B. (Boulder CO) Gluck Frederick G. (Boulder CO), Parallel processor system for processing natural concurrencies and method therefor.
  89. Aoyama Tomoo (Hadano JPX) Murayama Hiroshi (Hadano JPX), Parallel processor system having control processor and array control apparatus for selectively activating different proc.
  90. Sfarti Adrian (Sunnyvale CA) Strupat Achim (Irvine CA), Parallel, multiple coprocessor computer architecture having plural execution modes.
  91. Hillis W. Daniel (Cambridge MA), Partitioning the processors of a massively parallel single array processor into sub-arrays selectively controlled by hos.
  92. Janke Donald R. (Milwaukee WI) Watt Kim J. (Milwaukee WI) Gates Dirk I. (Woodland Hills CA) Bronikowski Joseph T. (Brown Deer WI), Peer-to-peer register exchange controller for industrial programmable controllers.
  93. Li Hungwen (Monte Sevenoe CA), Polymorphic mesh network image processing system.
  94. Batcher Kenneth E. (Stow OH), Processing element for parallel array processors.
  95. Kametani Masatsugu (Ibaraki JPX), Processor having a plurality of CPUS with one CPU being normally connected to common bus.
  96. Chiarulli Donald M. (4724 Newcomb Dr. Baton Rouge LA 70808) Rudd W. G. (Dept. of Computer Science Oregon State University Corvallis OR 97331) Buell Duncan A. (1212 Chippenham Dr. Baton Rouge LA 70808, Processor utilizing reconfigurable process segments to accomodate data word length.
  97. Niehaus Jeff A. (Dallas TX) Li Stephen (Garland TX) Laczko Frank (Plano TX), Programmable configurable digital crossbar switch.
  98. Gorin Allen L. (Fair Lawn NJ) Makofsky Patrick A. (Randolph NJ) Morton Nancy (Dover NJ) Oliver Neal C. (Madison NJ) Shively Richard R. (Convent Station NJ) Stanziola Christopher A. (Hyde Park NY), Reconfigurable signal processor.
  99. Neches Philip M. (Pasadena CA), Relational database system having a network for transmitting colliding packets and a plurality of processors each storin.
  100. Grondalski Robert S. (Maynard MA), SIMD array processing system with routing networks having plurality of switching stages to transfer messages among proce.
  101. Taylor James L. (Eastleigh GBX), SIMD array processor with global instruction control and reprogrammable instruction decoders.
  102. Wagner Robert A. (Durham NC) Poirier Charles J. (Red Bank NJ), SIMD machine using cube connected cycles network architecture for vector processing.
  103. Nickolls John R. (Los Altos CA) Zapisek John (Cupertino CA) Kim Won S. (Fremont CA) Kalb Jeffery C. (Saratoga CA) Blank W. Thomas (Palo Alto CA) Wegbreit Eliot (Palo Alto CA) Van Horn Kevin (Mountain, Scalable processor to processor and processor-to-I/O interconnection network and method for parallel processing arrays.
  104. Stokes ; Richard Arthur ; Kuck ; David Jerome ; Jensen ; Carl Anton, Scientific processor.
  105. Levinthal Adam E. (Corte Madera CA) Porter Thomas K. (Fairfax CA) Duff Thomas D. S. (No. Plainfield NJ) Carpenter Loren C. (Novato CA), Selective operation of processing elements in a single instruction multiple data stream (SIMD) computer system.
  106. Bolton Brent C. (Austin TX) Logsdon Gary L. (Round Rock TX) Hagenmaier ; Jr. Carl F. (Pittstown NJ) Wilson Jesse R. (Austin TX), Selector switch for a concurrent network of processors.
  107. Hyatt Gilbert P. (7841 Jennifer Cir. La Palma CA 90623), Single chip integrated circuit computer architecture.
  108. Morton Steven G. (Oxford CT), Single instruction multiple data (SIMD) cellular array processing apparatus employing a common bus where a first number.
  109. Morton Steven G. (Oxford CT), Single instruction multiple data (SIMD) cellular array processing apparatus employing multiple state logic for coupling.
  110. Morton Steven G. (Oxford CT), Single instruction multiple data (SIMD) cellular array processing apparatus with on-board RAM and address generator appa.
  111. Fijany Amir (Sherman Oaks CA) Bejczy Antal K. (Pasadena CA), Special purpose parallel computer architecture for real-time control and simulation in robotic applications.
  112. Chang Robin (Mattapoisett MA), Synchronized parallel processing with shared memory.
  113. Gilbert Ira H. (Carlisle MA) Ciccia Nicodemo A. (North Reading MA), Synchronous processor with simultaneous instruction processing and data transfer.
  114. Carleton Herbert R. (Setauket NY) Broughton Jeremy Q. (Stony Brook NY), Topologically-distributed-memory multiprocessor computer.
  115. Gilbert Ira H. (Carlisle MA) Ciccia Nicodemo A. (North Reading MA), Translator for translating source code for selective unrolling of loops in the source code.
  116. Aoyama Tomoo (Hadano JPX) Kawabe Shun (Machida JPX), Vector processing system for processing plural vector instruction streams.
  117. Hillis W. Daniel (Brookline MA), Wormhole communications arrangement for massively parallel processor.

이 특허를 인용한 특허 (90)

  1. Hoffberg, Steven M.; Hoffberg-Borghesani, Linda I., Adaptive pattern recognition based controller apparatus and method and human-interface therefore.
  2. Scepanovic Ranko ; Pavisic Ivan ; Koford James S. ; Andreev Alexander E.,RUX ; Jones Edwin, Advanced modular cell placement system.
  3. Pakyari, Alireza; Ogilvie, Brian K., Algorithm and architecture for multi-argument associative operations that minimizes the number of components using a latency of the components.
  4. Pakyari, Alireza; Ogilvie, Brian K., Algorithm and architecture for multi-argument associative operations that minimizes the number of components using a latency of the components.
  5. Hara, Yuji; Ishikawa, Hisashi; Mori, Akinobu; Kimura, Takeo; Inoue, Hirowo, Apparatus, method, and medium for controlling transmission of data.
  6. Linden, Thomas; Huang, James; Hsu, Jeff; Lee, Ming-Jeng, Cluster architecture for network security processing.
  7. Linden, Thomas; Huang, James; Hsu, Jeff; Lee, Ming-Jeng, Cluster architecture for network security processing.
  8. Acharya, Chiranjit; Purang, Khemdut; Ohwa, Tsunayuki; Plutowski, Mark; Usuki, Takashi, Clustering and classification of multimedia data.
  9. Barrack, Craig; Wang, Yeong; Chang, Rong-Feng, Compact packet switching node storage architecture employing double data rate synchronous dynamic RAM.
  10. Baxter, Glenn A., Computing system with network attached processors.
  11. Rhoades, John; Cameron, Ken; Winser, Paul; McConnell, Ray; Faulds, Gordon; McIntosh-Smith, Simon; Spencer, Anthony; Bond, Jeff; Dejaegher, Matthias; Halamish, Danny; Panesar, Gajinder, Data processing architectures.
  12. Baxter, Glenn A., Data storage system with removable memory module having parallel channels of DRAM memory and flash memory.
  13. Sato Yuji,JPX ; Murayama Norihisa,JPX, Debugging system for parallel processed program and debugging method thereof.
  14. Griffin, Jed D., Differential amplifier output stage.
  15. James H. Jackson, Dual aspect ratio PE array with no connection switching.
  16. Chen,Dong; Coteus,Paul W.; Gara,Alan G.; Takken,Todd E., Fault tolerance in a supercomputer through dynamic repartitioning.
  17. Attili, Narain Venkata Surendra, Fetch less instruction processing (FLIP) computer architecture for central processing units (CPU).
  18. Michael J. Corinthios CA, General base state assignment for optimal massive parallelism.
  19. Ogihara, Kazutaka, Information processing device and method for determining path range.
  20. Kashiwaya, Motofumi, Integrated device.
  21. Kashiwaya, Motofumi, Integrated device with memory systems accessible via basic and bypass routes.
  22. Hoffberg, Steven M.; Hoffberg-Borghesani, Linda I., Internet appliance system and method.
  23. Satou, Tadashi; Isoyama, Kazuhiko, Load distribution system, and event processing distribution control apparatus, and an event processing distribution control program.
  24. Rhoades, John, Lookup engine.
  25. James H. Jackson ; Michael W. Kleeman ; Georges Melhem ; Sanjeev Mohindra, MIMD arrangement of SIMD machines.
  26. Brandwine, Eric Jason; Searle, Ian R.; Thompson, Aaron C.; Miller, Kevin Christopher, Managing use of intermediate destination computing nodes for provided computer networks.
  27. Kirsch, Graham, Method and apparatus for a shift register based interconnection for a massively parallel processor array.
  28. Kirsch,Graham, Method and apparatus for a shift register based interconnection for a massively parallel processor array.
  29. Kirsch,Graham, Method and apparatus for a shift register based interconnection for a massively parallel processor array.
  30. Kim,Donglok; Berg,Stefan G.; Sun,Weiyun; Kim,Yongmin, Method and apparatus for compressing VLIW instruction and sharing subinstructions.
  31. Kirsch, Graham, Method and apparatus for connecting a massively parallel processor array to a memory array in a bit serial manner.
  32. Kirsch,Graham, Method and apparatus for connecting a massively parallel processor array to a memory array in a bit serial manner.
  33. Self, Keith; Urbanski, John, Method and apparatus for encoding a bus to minimize simultaneous switching outputs effect.
  34. Khare, Manoj; Kumar, Akhilesh; Creta, Ken; Looi, Lily P.; George, Robert T.; Cekleov, Michel, Method and apparatus for invalidating a cache line without data return in a multi-node architecture.
  35. Khare, Manoj; Kumar, Akhilesh; Schoinas, Ioannis; Looi, Lily Pao, Method and apparatus for managing transaction requests in a multi-node architecture.
  36. Khare, Manoj; Kumar, Akhilesh; Tan, Sin Sim, Method and apparatus for preventing starvation in a multi-node architecture.
  37. Manoj Khare ; Akhilesh Kumar, Method and apparatus for preventing starvation in a multi-node architecture.
  38. Khare,Manoj; Briggs,Faye A.; Kumar,Akhilesh; Looi,Lily P.; Cheng,Kai, Method and apparatus for reducing memory latency in a cache coherent multi-node architecture.
  39. Doerr, Michael B.; Dobbs, Carl S.; Solka, Michael B.; Trocino, Michael R.; Gibson, David A., Method and system for disabling communication paths in a multiprocessor fabric by setting register values to disable the communication paths specified by a configuration.
  40. Stepanenko, Sergey Alexandrovich, Method for determining the structure of a hybrid computing system.
  41. Kirsch,Graham, Method for forming a single instruction multiple data massively parallel processor system on a chip.
  42. Beaumont, Mark, Method for manipulating data in a group of processing elements according to locally maintained counts.
  43. Beaumont, Mark, Method for manipulating data in a group of processing elements to perform a reflection of the data.
  44. Beaumont, Mark, Method of rotating data in a plurality of processing elements.
  45. Beaumont, Mark, Method of shifting data along diagonals in a group of processing elements to transpose the data.
  46. Torrens, Marc; Hertzog, Patrick; Arcos, Josep-Lluis, Methods and apparatus for visualizing a media library.
  47. Felch, Andrew C., Methods and systems for performing exponentiation in a parallel processing environment.
  48. Chow, Paul, Multi-processor reconfigurable computing system.
  49. Doerr, Michael B.; Dobbs, Carl S.; Solka, Michael B.; Trocino, Michael R.; Gibson, David A., Multiprocessor fabric having configurable communication that is selectively disabled for secure processing.
  50. Deneroff, Martin M.; Kaldani, Givargis G.; Koren, Yuval; McCracken, David Edward; Venkataraman, Swami, Multiprocessor node controller circuit and method.
  51. Deneroff, Martin M.; Kaldani, Givargis G.; Koren, Yuval; McCracken, David Edward; Venkataraman, Swaminatham, Multiprocessor node controller circuit and method.
  52. Thomas, Thomas P.; Kulick, Stanley S.; Osborne, Randy B., On-package input/output clustered interface having full and half-duplex modes.
  53. Purang, Khemdut; Plutowski, Mark, Ordering artists by overall degree of influence.
  54. Felch, Andrew C.; Granger, Richard H., Parallel processing computer systems with reduced power consumption and methods for providing the same.
  55. Felch, Andrew C.; Granger, Richard H., Parallel processing computer systems with reduced power consumption and methods for providing the same.
  56. Felch, Andrew C.; Granger, Richard H., Parallel processing computer systems with reduced power consumption and methods for providing the same.
  57. Felch, Andrew C.; Granger, Richard H., Parallel processing computer systems with reduced power consumption and methods for providing the same.
  58. Vorbach Martin,DEX ; Munch Robert,DEX, Process for automatic dynamic reloading of data flow processors (DFPs) and units with two or three-dimensional programmable cell architectures (FPGAs, DPGAs and the like).
  59. Doerr, Michael B.; Hallidy, William H.; Gibson, David A.; Chase, Craig M., Processing system with interspersed processors and communication elements having improved communication routing.
  60. Doerr, Michael B.; Hallidy, William H.; Gibson, David A.; Chase, Craig M., Processing system with interspersed processors and communication elements having improved wormhole routing.
  61. Doerr, Michael B.; Hallidy, William H.; Gibson, David A.; Chase, Craig M., Processing system with interspersed processors and dynamic pathway creation.
  62. Doerr,Michael B.; Hallidy,William H.; Gibson,David A.; Chase,Craig M., Processing system with interspersed stall propagating processors and communication elements.
  63. Song, William S., Processor for large graph algorithm computations and matrix operations.
  64. Felch, Andrew C., Profiling and optimization of program code/application.
  65. Beardslee, John Mark; Doerr, Michael B.; Eng, Tommy K., Programming a multi-processor system.
  66. Beardslee, John Mark; Doerr, Michael B.; Eng, Tommy K., Programming a multi-processor system.
  67. Beardslee, John Mark; Doerr, Michael B.; Eng, Tommy K., Programming a multi-processor system.
  68. Donaldson, Justin, Real-time visualization of user consumption of media items.
  69. Taunton, Mark; Wilson, Sophie; Dobson, Timothy Martin, Register addressing.
  70. Taunton, Mark; Wilson, Sophie; Dobson, Timothy Martin, Register addressing.
  71. Taunton,Mark; Wilson,Sophie; Dobson,Timothy Martin, Register addressing.
  72. Purang, Khemdut; Plutowski, Mark, Relating objects in different mediums.
  73. Holt, John Matthew, Replication of objects having non-primitive fields, especially addresses.
  74. Raghunathan, Sudarshan; Callahan, II, C. David; Jenkins, Adam P., Representation and manipulation of errors in numeric arrays.
  75. Rhoades, John; Cameron, Ken; Winser, Paul; McConnell, Ray; Faulds, Gordon; McIntosh-Smith, Simon; Spencer, Anthony; Bond, Jeff; Dejaegher, Matthias; Halamish, Danny; Panesar, Gajinder, SIMD array operable to process different respective packet protocols simultaneously while executing a single common instruction stream.
  76. Doerr, Michael B.; Dobbs, Carl S.; Solka, Michael B.; Trocino, Michael R.; Gibson, David A., Secure boot sequence for selectively disabling configurable communication paths of a multiprocessor fabric.
  77. Furusho, Shinji, Shared-memory multiprocessor system and information processing method.
  78. Kirsch, Graham, Single instruction multiple data massively parallel processor systems on a chip and system using same.
  79. Purang, Khemdut; Plutowski, Mark, Sorting media objects by similarity.
  80. Doerr, Michael B.; Hallidy, William H.; Gibson, David A.; Chase, Craig M., Stall propagation in a processing system with interspersed processors and communicaton elements.
  81. Harish N. Mathur, Store-and-forward network switch using an embedded DRAM.
  82. Felch, Andrew C.; Granger, Richard H., System and method for achieving improved accuracy from efficient computer architectures.
  83. Mitu, Bogdan; Bivolarksi, Lazar; Stefan, Gheorghe, System and method for class-based execution of an instruction broadcasted to an array of processing elements.
  84. Hall, Allen, System and method for performance monitoring.
  85. Hall, Allen, System and method for performance monitoring.
  86. Martin, Francisco J.; Shur, Jim; Torrens, Marc, System for browsing through a music catalog using correlation metrics of a knowledge base of mediasets.
  87. Beaumont, Mark, System of rotating data in a plurality of processing elements.
  88. Hung,Lup Cheong Patrick; Kao,John; Sung,Frank; Chen,Yu Jen; Liou,Edwin D.; Chen,Ming Hsin Thomas; Liou,Jeffrey; Shen,Yu Yong; Chen,Chun Cho, System, method, and user interface providing customized document portfolio management.
  89. Stalzer, Mark A., Systems and methods for rapid processing and storage of data.
  90. Jackson, James H.; Kraus, Thomas D., Wide connections for transferring data between PE's of an N-dimensional mesh-connected SIMD array while transferring operands from memory.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트