$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Method for compiling high level programming languages into an integrated processor with reconfigurable logic 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • G06F-009/44
출원번호 US-0884377 (1997-06-27)
발명자 / 주소
  • Cooke Laurence H.
  • Phillips Christopher E.
  • Wong Dale
대리인 / 주소
    Burns, Doane, Swecker & Mathis, LLP
인용정보 피인용 횟수 : 198  인용 특허 : 10

초록 ▼

A method is presented for automatically compiling a high level computer program down into an application specific integrated circuit coupled with a generic microprocessor. The original source code is written in a standard programming language such as ANSI C. Source code analysis is performed by our

대표청구항 ▼

[ We claim:] [1.] A computer implemented method for the automatic compilation of a computer program written in a high level programming language into a program for execution by one or more application specific integrated circuits coupled with a microprocessor, the method comprising the steps of:usin

이 특허에 인용된 특허 (10)

  1. Bailey Chase B. (Highland Village TX) Fosmark Klaus S. (Dallas TX) Lauffenberger Kenneth A. (Carrollton TX) Perry William A. (Carrollton TX) Dibble Kevin S. (Carrollton TX), Asynchronous transfer mode adapter for desktop applications.
    상세보기
  2. Ferry Thomas V. (San Jose CA) Steinweg Russell L. (Santa Clara CA) Zampaglione Michael A. (San Jose CA) Lin Pei H. (San Jose CA), Automatic optimization of a compiled memory structure based on user selected criteria.
    상세보기
  3. Au Wing Y. (San Jose CA), Disk drive command queuing method using two memory devices for storing two types of commands separately first before que.
    상세보기
  4. Miller David S. (Escondido CA), Layered channel element in a base station modem for a CDMA cellular communication system.
    상세보기
  5. Trimberger Stephen M. (San Jose CA) Chene Mon-Ren (Cupertino CA), Logic placement using positionally asymmetrical partitioning method.
    상세보기
  6. Weber Bret S., Method and apparatus for enhancing throughput of disk array data transfers in a controller.
    상세보기
  7. Trimberger Stephen M., Method for compiling and executing programs for reprogrammable instruction set accelerator.
    상세보기
  8. Basilico Albert Richard, Network server having dynamic load balancing of messages in both inbound and outbound directions.
    상세보기
  9. Oliver Chris (Rochester NH) Hullette Dan (Wilton NH), System and method for allocating a shared resource among competing devices.
    상세보기
  10. Yellin Frank, System and method for runtime optimization of private variable function calls in a secure interpreter.
    상세보기

이 특허를 인용한 특허 (198)

  1. Ramchandran, Amit, Adaptable datapath for a digital processing system.
    상세보기
  2. Ramchandran, Amit, Adaptable datapath for a digital processing system.
    상세보기
  3. Ramchandran, Amit, Adaptable datapath for a digital processing system.
    상세보기
  4. Ramchandran, Amit, Adaptable datapath for a digital processing system.
    상세보기
  5. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter J., Adaptive integrated circuitry with heterogeneous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements.
    상세보기
  6. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter J., Adaptive integrated circuitry with heterogeneous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements.
    상세보기
  7. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter James, Adaptive integrated circuitry with heterogeneous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements.
    상세보기
  8. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter James, Adaptive integrated circuitry with heterogenous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements.
    상세보기
  9. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter James, Adaptive processor for performing an operation with simple and complex units each comprising configurably interconnected heterogeneous elements.
    상세보기
  10. Heidari-Bateni, Ghobad; Plunkett, Robert Thomas, Adaptive, multimode rake receiver for dynamic search and multipath reception.
    상세보기
  11. Master, Paul L.; Uvacek, Bohumir, Apparatus and method for adaptive multimedia reception and transmission in communication environments.
    상세보기
  12. Im, Chae-Seok; Choi, Gyu-Sang; Park, Jung-Keun, Apparatus for reconfiguring, mapping method and scheduling method in reconfigurable multi-processor system.
    상세보기
  13. Master, Paul L.; Smith, Stephen J.; Watson, John, Apparatus, method, system and executable module for configuration and operation of adaptive integrated circuitry having fixed, application specific computational elements.
    상세보기
  14. Master, Paul L.; Smith, Stephen J.; Watson, John, Apparatus, method, system and executable module for configuration and operation of adaptive integrated circuitry having fixed, application specific computational elements.
    상세보기
  15. Master, Paul L.; Smith, Stephen J.; Watson, John, Apparatus, method, system and executable module for configuration and operation of adaptive integrated circuitry having fixed, application specific computational elements.
    상세보기
  16. Master,Paul L.; Smith,Stephen J.; Watson,John, Apparatus, method, system and executable module for configuration and operation of adaptive integrated circuitry having fixed, application specific computational elements.
    상세보기
  17. Master, Paul L.; Smith, Stephen J.; Watson, John, Apparatus, system and method for configuration of adaptive integrated circuitry having fixed, application specific computational elements.
    상세보기
  18. Master, Paul L.; Smith, Stephen J.; Watson, John, Apparatus, system and method for configuration of adaptive integrated circuitry having heterogeneous computational elements.
    상세보기
  19. Hogenauer, Eugene B., Arithmetic node including general digital signal processing functions for an adaptive computing machine.
    상세보기
  20. Howard, Ric; Katragadda, Ramana V., Asynchronous, independent and multiple process shared memory system in an adaptive computing architecture.
    상세보기
  21. Karr, Michael E.; Mulat, Gael, Automatic modularization of source code.
    상세보기
  22. de Waal, Abraham B.; Diard, Franck R., Automatic quality testing of multimedia rendering by software drivers.
    상세보기
  23. Iborra, Jose; Pastor, Oscar, Automatic software production system.
    상세보기
  24. Iborra, Jose; Pastor, Oscar, Automatic software production system.
    상세보기
  25. Iborra, Jose; Pastor, Oscar, Automatic software production system.
    상세보기
  26. Iborra, Jose; Pastor, Oscar, Automatic software production system.
    상세보기
  27. Iborra,Jose; Pastor,Oscar, Automatic software production system.
    상세보기
  28. Iborra,Jose; Pastor,Oscar, Automatic software production system.
    상세보기
  29. Pastor, Oscar; Iborra, Jose, Automatic software production system.
    상세보기
  30. Pessolano, Francesco, Automatic task distribution in scalable processors.
    상세보기
  31. Vorbach, Martin; Baumgarte, Volker; Ehlers, Gerd, Bus systems and reconfiguration methods.
    상세보기
  32. Vorbach, Martin, Chip including memory element storing higher level memory data on a page by page basis.
    상세보기
  33. Vorbach, Martin; Münch, Robert, Circuit having a multidimensional structure of configurable cells that include multi-bit-wide inputs and outputs.
    상세보기
  34. Heidari, Ghobad; Chang, Kuor Hsin; Master, Paul L.; Hogenauer, Eugene B.; Scheuermann, Walter James, Communications module, device, and method for implementing a system acquisition function.
    상세보기
  35. Minami,John Shigeto; Johnson,Michael Ward, Communications processor.
    상세보기
  36. Lee, Walter; Gottlieb, Robert A.; Soni, Vineet; Agarwal, Anant; Schooler, Richard, Compiling code for parallel processing architectures based on control flow.
    상세보기
  37. Greenbaum Jack E. ; Baxter Michael A., Compiling system and method for partially reconfigurable computing.
    상세보기
  38. Master, Paul L.; Watson, John, Configurable hardware based digital imaging apparatus.
    상세보기
  39. Ikeda,Kenji; Shimura,Hiroshi; Sato,Tomoyoshi, Configurable interconnection of multiple different type functional units array including delay type for different instruction processing.
    상세보기
  40. Vorbach, Martin; Nuckel, Armin, Configurable logic integrated circuit having a multidimensional structure of configurable elements.
    상세보기
  41. Vorbach, Martin; Nückel, Armin, Configurable logic integrated circuit having a multidimensional structure of configurable elements.
    상세보기
  42. Yoav Lavi IL; Amnon Rom IL; Robert Knuth DE; Rivka Blum IL; Meny Yanni IL; Haim Granot IL; Anat Hershko IL; Georgiy Shenderovitch IL; Elliot Cohen IL; Eran Weingatren IL, Configurable long instruction word architecture and instruction set.
    상세보기
  43. Chen, Doris Tzu-Lang; Singh, Deshanand, Configuring a programmable device using high-level language.
    상세보기
  44. Chen, Doris Tzu-Lang; Singh, Deshanand, Configuring a programmable device using high-level language.
    상세보기
  45. Scheuermann, W. James; Hogenauer, Eugene B., Control node for multi-core system.
    상세보기
  46. Vorbach, Martin; Thomas, Alexander, Data processing device and method.
    상세보기
  47. Vorbach, Martin; Thomas, Alexander, Data processing device and method.
    상세보기
  48. Vorbach, Martin; Thomas, Alexander, Data processing device and method.
    상세보기
  49. Vorbach, Martin; Becker, Jürgen; Weinhardt, Markus; Baumgarte, Volker; May, Frank, Data processing method and device.
    상세보기
  50. Vorbach, Martin; Becker, Jürgen; Weinhardt, Markus; Baumgarte, Volker; May, Frank, Data processing method and device.
    상세보기
  51. Vorbach, Martin; Becker, Jürgen; Weinhardt, Markus; Baumgarte, Volker; May, Frank, Data processing system having integrated pipelined array data processor.
    상세보기
  52. Sato, Tomoyoshi, Data processor.
    상세보기
  53. Vorbach, Martin; May, Frank; Reichardt, Dirk; Lier, Frank; Ehlers, Gerd; Nückel, Armin; Baumgarte, Volker; Rao, Prashant; Oertel, Jens, Data processor chip with flexible bus system.
    상세보기
  54. Vorbach, Martin; Münch, Robert, Data processor having disabled cores.
    상세보기
  55. Wakabayashi, Kazutoshi, Description processing device, description processing method, and recording medium.
    상세보기
  56. Potkonjak, Miodrag; Megerian, Seapahn; Mogre, Advait; Petronavic, Dusan, Design and optimization methods for integrated circuits.
    상세보기
  57. Vorbach, Martin, Device including a field having function cells and information providing cells controlled by the function cells.
    상세보기
  58. Lee, Walter; Gottlieb, Robert A.; Soni, Vineet; Agarwal, Anant; Schooler, Richard, Distributing parallelism for parallel processing architectures.
    상세보기
  59. Sigmund,Ulrich, Dynamic generation of multimedia code for image processing.
    상세보기
  60. Conner, Bryan, Dynamic priority conflict resolution in a multi-processor computer system having shared resources.
    상세보기
  61. Furtek, Frederick Curtis; Master, Paul L., External memory controller.
    상세보기
  62. Furtek, Frederick Curtis; Master, Paul L., External memory controller node.
    상세보기
  63. Furtek, Fredrick Curtis; Master, Paul L., External memory controller node.
    상세보기
  64. Furtek, Fredrick Curtis; Master, Paul L., External memory controller node.
    상세보기
  65. Coffin,Mike; Dahl,Peter; Yen,Cheng yeh, Flow definition language for designing integrated circuit implementation flows.
    상세보기
  66. Pugh, Daniel J.; Rollins, Mark, Gold code generator design.
    상세보기
  67. Poff Thomas C. ; Minami John Shigeto ; Koyama Ryo, Hardware accelerator for an object-oriented programming language.
    상세보기
  68. Vorbach, Martin; May, Frank, Hardware definition method including determining whether to implement a function as hardware or software.
    상세보기
  69. Scheuermann,Walter James, Hardware implementation of the secure hash standard.
    상세보기
  70. Scheuermann, W. James; Hogenauer, Eugene B., Hardware task manager.
    상세보기
  71. Scheuermann, W. James; Hogenauer, Eugene B., Hardware task manager.
    상세보기
  72. Scheuermann, W. James; Hogenauer, Eugene B., Hardware task manager.
    상세보기
  73. Scheuermann, W. James; Hogenauer, Eugene B., Hardware task manager.
    상세보기
  74. Master,Paul L.; Hogenauer,Eugene; Scheuermann,Walter James, Hierarchical interconnect for configuring separate interconnects for each group of fixed and diverse computational elements.
    상세보기
  75. Vorbach, Martin; Münch, Robert, I/O and memory bus system for DFPS and units with two- or multi-dimensional programmable cell architectures.
    상세보기
  76. Vorbach, Martin; Münch, Robert, I/O and memory bus system for DFPS and units with two- or multi-dimensional programmable cell architectures.
    상세보기
  77. Ikeda, Kenji; Shimura, Hiroshi; Sato, Tomoyoshi, IC containing matrices of plural type operation units with configurable routing wiring group and plural delay operation units bridging two wiring groups.
    상세보기
  78. Furtek, Frederick Curtis; Master, Paul L.; Plunkett, Robert Thomas, Input/output controller node in an adaptable computing environment.
    상세보기
  79. Greenfield, Daniel Leo; Minami, John Shigeto; Uyeshiro, Robin Yasu, Integrated policy checking system and method.
    상세보기
  80. Vorbach,Martin; M체nch,Robert, Internal bus system for DFPS and units with two-or multi-dimensional programmable cell architectures, for managing large volumes of data with a high interconnection complexity.
    상세보기
  81. Heidari-Bateni, Ghobad; Sambhwani, Sharad D., Internal synchronization control for adaptive integrated circuitry.
    상세보기
  82. Johnson, Michael W.; Minami, John S.; Koyama, Ryo; Gentry, Landon, Internet jack.
    상세보기
  83. Johnson,Michael, Internet modem streaming socket method.
    상세보기
  84. Vorbach, Martin; May, Frank; Reichardt, Dirk; Lier, Frank; Ehlers, Gerd; Nückel, Armin; Baumgarte, Volker; Rao, Prashant; Oertel, Jens, Logic cell array and bus system.
    상세보기
  85. Vorbach, Martin; May, Frank; Reichardt, Dirk; Lier, Frank; Ehlers, Gerd; Nückel, Armin; Baumgarte, Volker; Rao, Prashant; Oertel, Jens, Logic cell array and bus system.
    상세보기
  86. Vorbach, Martin; May, Frank; Reichardt, Dirk; Lier, Frank; Ehlers, Gerd; Nückel, Armin; Baumgarte, Volker; Rao, Prashant; Oertel, Jens, Logic cell array and bus system.
    상세보기
  87. Vorbach, Martin; May, Frank; Reichardt, Dirk; Lier, Frank; Ehlers, Gerd; Nückel, Armin; Baumgarte, Volker; Rao, Prashant; Oertel, Jens, Logical cell array and bus system.
    상세보기
  88. Sambhwani, Sharad; Heidari, Ghobad, Low I/O bandwidth method and system for implementing detection and identification of scrambling codes.
    상세보기
  89. Sambhwani, Sharad; Heidari, Ghobad, Low I/O bandwidth method and system for implementing detection and identification of scrambling codes.
    상세보기
  90. Sambhwani,Sharad; Heidari,Ghobad, Low I/O bandwidth method and system for implementing detection and identification of scrambling codes.
    상세보기
  91. Edwards, Stephen G.; Harris, Jonathan Craig; Jensen, James E.; Kollegger, Andreas Benno; Miller, Ian David; Sunderland Schanck, Christopher Robert; Davis, Donald J., Means and method for compiling high level software languages into algorithmically equivalent hardware representations.
    상세보기
  92. Minami, John S.; Uyeshiro, Robin Y.; Ooi, Thien E.; Wallace, Murray, Method and apparatus for accessing and maintaining socket control information for high speed network connections.
    상세보기
  93. Molina Moreno,Pedro Juan; Pastor Lopez,Oscar; Molina Udaeta,Juan Carlos; Barbera Alonso,Jose Miguel, Method and apparatus for automatic generation of information system user interfaces.
    상세보기
  94. Vorbach, Martin; May, Frank; Nuckel, Armin, Method and device for processing data.
    상세보기
  95. Vorbach, Martin; May, Frank; Nuckel, Armin, Method and device for processing data.
    상세보기
  96. Pugh, Daniel J., Method and implemention of a traceback-free parallel viterbi decoder.
    상세보기
  97. Master, Paul L., Method and system for achieving individualized protected space in an operating system.
    상세보기
  98. Raghavan, Praveen; Jayapala, Murali; Catthoor, Francky; Javed, Absar; Lambrechts, Andy, Method and system for automated code conversion.
    상세보기
  99. Master, Paul L., Method and system for creating and programming an adaptive computing engine.
    상세보기
  100. Master, Paul L., Method and system for creating and programming an adaptive computing engine.
    상세보기
  101. Master,Paul L., Method and system for creating and programming an adaptive computing engine.
    상세보기
  102. Plunkett, Robert T.; Heidari, Ghobad; Master, Paul L., Method and system for managing hardware resources to implement system functions using an adaptive computing architecture.
    상세보기
  103. Plunkett, Robert T.; Heidari, Ghobad; Master, Paul L., Method and system for managing hardware resources to implement system functions using an adaptive computing architecture.
    상세보기
  104. Plunkett, Robert T.; Heidari, Ghobad; Master, Paul L., Method and system for managing hardware resources to implement system functions using an adaptive computing architecture.
    상세보기
  105. Plunkett, Robert T.; Heidari, Ghobad; Master, Paul L., Method and system for managing hardware resources to implement system functions using an adaptive computing architecture.
    상세보기
  106. Scheuermann, W. James, Method and system for reconfigurable channel coding.
    상세보기
  107. Scheuermann, W. James, Method and system for reconfigurable channel coding.
    상세보기
  108. Scheuermann, W. James, Method and system for reconfigurable channel coding.
    상세보기
  109. Scheuermann, W. James, Method and system for reconfigurable channel coding.
    상세보기
  110. Iitsuka Takayoshi,JPX, Method for analyzing array summary for loop including loop exit statement.
    상세보기
  111. Vorbach, Martin, Method for debugging reconfigurable architectures.
    상세보기
  112. Vorbach, Martin, Method for debugging reconfigurable architectures.
    상세보기
  113. Vorbach, Martin; May, Frank; Nückel, Armin, Method for debugging reconfigurable architectures.
    상세보기
  114. Vorbach,Martin, Method for debugging reconfigurable architectures.
    상세보기
  115. Vorbach,Martin; May,Frank; N체ckel,Armin, Method for debugging reconfigurable architectures.
    상세보기
  116. Vorbach, Martin; Nückel, Armin, Method for interleaving a program over a plurality of cells.
    상세보기
  117. Smith,Stephen J; Southgate,Timothy J, Method for managing resources in a reconfigurable computer having programmable logic resources where automatically swapping configuration data between a secondary storage device and the programmable .
    상세보기
  118. Vorbach, Martin; May, Frank; Weinhardt, Markus; Cardoso, Joao Manuel Paiva, Method for processing data.
    상세보기
  119. Vorbach, Martin; Nückel, Armin; May, Frank; Weinhardt, Markus; Cardoso, Joao Manuel Paiva, Method for processing data.
    상세보기
  120. Vorbach, Martin; May, Frank; Nückel, Armin, Method for the translation of programs for reconfigurable architectures.
    상세보기
  121. May,Frank; N？ckel,Armin; Vorbach,Martin, Method for translating programs for reconfigurable architectures.
    상세보기
  122. Vorbach,Martin; M체nch,Robert, Method of hierarchical caching of configuration data having dataflow processors and modules having two-or multidimensional programmable cell structure (FPGAs, DPGAs, etc.).
    상세보기
  123. Vorbach, Martin; Baumgarte, Volker; May, Frank; Nuckel, Armin, Method of processing data with an array of data processors according to application ID.
    상세보기
  124. Vorbach, Martin; Munch, Robert M., Method of self-synchronization of configurable elements of a programmable module.
    상세보기
  125. Vorbach, Martin; Münch, Robert M., Method of self-synchronization of configurable elements of a programmable module.
    상세보기
  126. Vorbach, Martin; Münch, Robert M., Method of self-synchronization of configurable elements of a programmable module.
    상세보기
  127. Vorbach, Martin; Münch, Robert M., Method of self-synchronization of configurable elements of a programmable module.
    상세보기
  128. Vorbach,Martin; M체nch,Robert, Method of self-synchronization of configurable elements of a programmable module.
    상세보기
  129. Vorbach, Martin; M?nch, Robert, Method of self-synchronization of configurable elements of a programmable unit.
    상세보기
  130. Kawahito, Motohiro, Method, program, and system for code optimization.
    상세보기
  131. Kawahito, Motohiro, Method, program, and system for code optimization.
    상세보기
  132. Master,Paul L.; Hogenauer,Eugene; Wu,Bicheng William; Chuang,Dan MingLun; Freeman Benson,Bjorn, Method, system and program for developing and scheduling adaptive integrated circuity and corresponding control or configuration information.
    상세보기
  133. Ebeling, W. H. Carl; Hogenauer, Eugene B., Method, system and software for programming reconfigurable hardware.
    상세보기
  134. Vorbach, Martin; Baumgarte, Volker, Methods and devices for treating and processing data.
    상세보기
  135. Vorbach, Martin; Baumgarte, Volker, Methods and devices for treating and processing data.
    상세보기
  136. Vorbach, Martin; Baumgarte, Volker, Methods and devices for treating and processing data.
    상세보기
  137. Vorbach,Martin; Baumgarte,Volker, Methods and devices for treating and processing data.
    상세보기
  138. Vorbach, Martin, Methods and devices for treating and/or processing data.
    상세보기
  139. Metlapalli, Kumar C., Methods and systems for computing platform.
    상세보기
  140. Vorbach, Martin; Baumgarte, Volker; May, Frank; Nuckel, Armin, Methods and systems for transferring data between a processing device and external devices.
    상세보기
  141. Huppenthal, Jon M.; Caliga, David E., Multi-adaptive processing systems and techniques for enhancing parallelism and performance of computational functions.
    상세보기
  142. Vorbach, Martin; Baumgarte, Volker; May, Frank; Nuckel, Armin, Multi-processor bus and cache interconnection system.
    상세보기
  143. Vorbach, Martin, Multi-processor with selectively interconnected memory units.
    상세보기
  144. Huppenthal, Jon M.; Leskar, Paul A., Multiprocessor computer architecture incorporating a plurality of memory algorithm processors in the memory subsystem.
    상세보기
  145. Huppenthal,Jon M.; Leskar,Paul A., Multiprocessor computer architecture incorporating a plurality of memory algorithm processors in the memory subsystem.
    상세보기
  146. Vorbach, Martin; Baumgarte, Volker, Multiprocessor having runtime adjustable clock and clock dependent power supply.
    상세보기
  147. Sigmund, Ulrich, On the fly generation of multimedia code for image processing.
    상세보기
  148. Vorbach, Martin, Parallel task operation in processor and reconfigurable coprocessor configured based on information in link list including termination information for synchronization.
    상세보기
  149. Vorbach, Martin; Baumgarte, Volker; Ehlers, Gerd; May, Frank; Nückel, Armin, Pipeline configuration protocol and configuration unit communication.
    상세보기
  150. Vorbach, Martin; Baumgarte, Volker; Ehlers, Gerd; May, Frank; Nückel, Armin, Pipeline configuration protocol and configuration unit communication.
    상세보기
  151. Vorbach,Martin; Baumgarte,Volker; Ehlers,Gerd; May,Frank; N체ckel,Armin, Pipeline configuration unit protocols and communication.
    상세보기
  152. Vorbach,Martin; M체nch,Robert, Process for automatic dynamic reloading of data flow processors (DFPS) and units with two-or three-dimensional programmable cell architectures (FPGAS, DPGAS, and the like).
    상세보기
  153. Vorbach, Martin; Münch, Robert, Process for automatic dynamic reloading of data flow processors (DFPs) and units with two- or three-dimensional programmable cell architectures (FPGAs, DPGAs, and the like).
    상세보기
  154. Scheuermann,W. James, Processing architecture for a reconfigurable arithmetic node.
    상세보기
  155. Vorbach, Martin, Processor arrangement on a chip including data processing, memory, and interface elements.
    상세보기
  156. Vorbach, Martin; Münch, Robert, Processor chip for reconfigurable data processing, for processing numeric and logic operations and including function and interconnection control units.
    상세보기
  157. Vorbach, Martin; Nückel, Armin, Processor chip including a plurality of cache elements connected to a plurality of processor cores.
    상세보기
  158. Master, Paul L., Profiling of software and circuit designs utilizing data operation analyses.
    상세보기
  159. Heishi, Taketo; Michimoto, Shohei; Kawabata, Teruo, Program converting apparatus and program conversion method.
    상세보기
  160. Sato, Tomoyoshi, Program product and data processor.
    상세보기
  161. Vorbach, Martin, Reconfigurable elements.
    상세보기
  162. Vorbach, Martin, Reconfigurable elements.
    상세보기
  163. Vorbach, Martin; Baumgarte, Volker, Reconfigurable general purpose processor having time restricted configurations.
    상세보기
  164. Vorbach,Martin; M？nch,Robert, Reconfigurable multidimensional array processor allowing runtime reconfiguration of selected individual array cells.
    상세보기
  165. Smith, Stephen J.; Southgate, Timothy J., Reconfigurable programmable logic device computer system.
    상세보기
  166. Vorbach, Martin, Reconfigurable sequencer structure.
    상세보기
  167. Vorbach, Martin, Reconfigurable sequencer structure.
    상세보기
  168. Vorbach, Martin, Reconfigurable sequencer structure.
    상세보기
  169. Vorbach, Martin, Reconfigurable sequencer structure.
    상세보기
  170. Vorbach,Martin, Reconfigurable sequencer structure.
    상세보기
  171. Minami, John Shigeto; Johnson, Michael Ward; Currid, Andrew; Kanuri, Mrudula, Retransmission system and method for a transport offload engine.
    상세보기
  172. Vorbach, Martin; Bretz, Daniel, Router.
    상세보기
  173. Vorbach,Martin; Bretz,Daniel, Router.
    상세보기
  174. Vorbach,Martin; M？nch,Robert, Run-time reconfiguration method for programmable units.
    상세보기
  175. Vorbach, Martin; Münch, Robert, Runtime configurable arithmetic and logic cell.
    상세보기
  176. Master, Paul L.; Murray, Eric; Mehegan, Joseph; Plunkett, Robert Thomas, Secure storage of program code for an embedded system.
    상세보기
  177. Johnson, Michael Ward; Currid, Andrew; Kanuri, Mrudula; Minami, John Shigeto, Sequence tagging system and method for transport offload engine data lists.
    상세보기
  178. Metzgen, Paul, Software-to-hardware compiler.
    상세보기
  179. Metzgen,Paul, Software-to-hardware compiler.
    상세보기
  180. Metzgen,Paul, Software-to-hardware compiler.
    상세보기
  181. Metzgen, Paul, Software-to-hardware compiler with symbol set inference analysis.
    상세보기
  182. Metzgen, Paul, Software-to-hardware compiler with symbol set inference analysis.
    상세보기
  183. Metzgen,Paul, Software-to-hardware compiler with symbol set inference analysis.
    상세보기
  184. Master,Paul L.; Watson,John, Storage and delivery of device features.
    상세보기
  185. Huppenthal, Jon M.; Seeman, Thomas R.; Burton, Lee A., Switch/network adapter port coupling a reconfigurable processing element to one or more microprocessors for use with interleaved memory controllers.
    상세보기
  186. Huppenthal,Jon M.; Seeman,Thomas R.; Burton,Lee A., Switch/network adapter port for clustered computers employing a chain of multi-adaptive processors in a dual in-line memory module format.
    상세보기
  187. Bersch,Danny Austin; Macbeth,Ian Craig; Anderson,Howard C.; Nottingham,Brian Eugene; Giles,Troy Franklin; Streit,Timothy James, System and method for configuring analog elements in a configurable hardware device.
    상세보기
  188. Chen,Addison, System and method for generating 128-bit cyclic redundancy check values with 32-bit granularity.
    상세보기
  189. Chen,Addison, System and method for insertion of markers into a data stream.
    상세보기
  190. Johnson,Michael Ward; Currid,Andrew; Kanuri,Mrudula; Minami,John Shigeto, System and method for receiving iSCSI protocol data units.
    상세보기
  191. Johnson, Michael Ward; Currid, Andrew; Kanuri, Mrudula; Minami, John Shigeto, System and method for using metadata in the context of a transport offload engine.
    상세보기
  192. Min, Kyoung June; Park, Chan Min; Lee, Won Jong; Yoo, Dong-Hoon, System and method of rendering 3D graphics.
    상세보기
  193. Jacob,Rojit; Chuang,Dan Minglun, System and method using embedded microprocessor as a node in an adaptable computing machine.
    상세보기
  194. Master, Paul L.; Watson, John, System for adapting device standards after manufacture.
    상세보기
  195. Master, Paul L.; Watson, John, System for authorizing functionality in adaptable hardware devices.
    상세보기
  196. Broscaru, Madalin; Caciuloiu, Christian, System, apparatus and method for translating data.
    상세보기
  197. Katragadda, Ramana; Spoltore, Paul; Howard, Ric, Task definition for specifying resource requirements.
    상세보기
  198. Purcell Keith J., Technique for creating remotely updatable programs for use in a client/server environment.
    상세보기

관련 콘텐츠

섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로