$\require{mediawiki-texvc}$
  • 검색어에 아래의 연산자를 사용하시면 더 정확한 검색결과를 얻을 수 있습니다.
  • 검색연산자
검색연산자 기능 검색시 예
() 우선순위가 가장 높은 연산자 예1) (나노 (기계 | machine))
공백 두 개의 검색어(식)을 모두 포함하고 있는 문서 검색 예1) (나노 기계)
예2) 나노 장영실
| 두 개의 검색어(식) 중 하나 이상 포함하고 있는 문서 검색 예1) (줄기세포 | 면역)
예2) 줄기세포 | 장영실
! NOT 이후에 있는 검색어가 포함된 문서는 제외 예1) (황금 !백금)
예2) !image
* 검색어의 *란에 0개 이상의 임의의 문자가 포함된 문서 검색 예) semi*
"" 따옴표 내의 구문과 완전히 일치하는 문서만 검색 예) "Transform and Quantization"

과학기술 지식인프라 ScienceON

상세검색 다국어 입력
도움말도움말

특허 상세정보

MyON담기
내보내기

Integrated processor and programmable data path chip for reconfigurable computing

국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판) G06F-015/76   
미국특허분류(USC) 395/800.37 ; 395/800.01
출원번호 US-0884380 (1997-06-27)
발명자 / 주소
대리인 / 주소
    Burns, Doane, Swecker & Mathis LLP
인용정보 피인용 횟수 : 268  인용 특허 : 5
초록
▼

A reconfigurable processor chip has a mixture of reconfigurable arithmetic cells and logic cells for higher effective utilization than a standard FPGA. The reconfigurable processor includes a standard microprocessor such as an embedded RISC processor. Many different types of interfaces are used to interface between the embedded processor and the reconfigurable portions of the chip, thus allowing for the fastest interface between standard processor code and configurable "hard-wired" functions. A configuration memory stack is provided, allowing for nearly ...

대표
청구항

[ We claim:] [1.] An integrated circuit comprising:a first module which includes a microprocessor;a second module which includes configurable logic functions and associated memory to define multiple configuratins of the logic functions; anda third module which includes configurable functions and associated memory to define multiple configurations of the arithmetic functions;and wires between said modules for communication and configuration.

이 특허에 인용된 특허 (5)

  1. Baxter Glenn A.. Configuration emulation of a programmable logic device. USP1998055752006.
  2. Pace Gary L. (Boca Raton FL) Overton David H. (Boca Raton FL). High current driver providing battery overload protection. USP1996125585749.
  3. Taylor Brad (Oakland CA). Pld connector for module having configuration of either first PLD or second PLD and reconfigurable bus for communication. USP1996075535342.
  4. Trimberger Stephen M.. Reprogrammable instruction set accelerator using a plurality of programmable execution units and an instruction page tab. USP1998055748979.
  5. Kolchinsky Alexander (48 Gray Rd. Andover MA 01810). Virtual processor module including a reconfigurable programmable matrix. USP1996075535406.

이 특허를 인용한 특허 피인용횟수: 268

  1. Ramchandran, Amit. Adaptable datapath for a digital processing system. USP2013028380884.
  2. Ramchandran, Amit. Adaptable datapath for a digital processing system. USP2015049015352.
  3. Ramchandran, Amit. Adaptable datapath for a digital processing system. USP2014048706916.
  4. Ramchandran, Amit. Adaptable datapath for a digital processing system. USP2009107606943.
  5. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter J.. Adaptive integrated circuitry with heterogeneous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements. USP2015109164952.
  6. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter J.. Adaptive integrated circuitry with heterogeneous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements. USP2013098543795.
  7. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter James. Adaptive integrated circuitry with heterogeneous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements. USP2013098533431.
  8. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter James. Adaptive integrated circuitry with heterogeneous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements. USP2004126836839.
  9. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter James. Adaptive integrated circuitry with heterogenous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements. USP2013098543794.
  10. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter James. Adaptive processor for performing an operation with simple and complex units each comprising configurably interconnected heterogeneous elements. USP2013018356161.
  11. Heidari-Bateni, Ghobad; Plunkett, Robert Thomas. Adaptive, multimode rake receiver for dynamic search and multipath reception. USP2003096618434.
  12. Langhammer, Martin; Nguyen, Triet M.; Lin, Yi-Wen. Adder-rounder circuitry for specialized processing block in programmable logic device. USP2010107822799.
  13. Crosland, Andrew; May, Roger; Cauneau, Stephane; Draper, Andrew; Flaherty, Edward. Address decoder for programmable logic device. USP2005086937061.
  14. Langhammer, Martin. Angular range reduction in an integrated circuit device. USP2013078484265.
  15. Master, Paul L.; Uvacek, Bohumir. Apparatus and method for adaptive multimedia reception and transmission in communication environments. USP2015049002998.
  16. Kurts,Tsvika; Wayner,Zelig; Bojan,Tommy. Apparatus and method for bus signal termination compensation during detected quiet cycle. USP2007067227377.
  17. Herron,Nigel G.; Thorne,Eric J.; Wang,Qingqi. Apparatus for testing an interconnecting logic fabric. USP2006026996758.
  18. Master, Paul L.; Smith, Stephen J.; Watson, John. Apparatus, method, system and executable module for configuration and operation of adaptive integrated circuitry having fixed, application specific computational elements. USP2016059330058.
  19. Master, Paul L.; Smith, Stephen J.; Watson, John. Apparatus, method, system and executable module for configuration and operation of adaptive integrated circuitry having fixed, application specific computational elements. USP2014118880849.
  20. Master, Paul L.; Smith, Stephen J.; Watson, John. Apparatus, method, system and executable module for configuration and operation of adaptive integrated circuitry having fixed, application specific computational elements. USP2012088250339.
  21. Master,Paul L.; Smith,Stephen J.; Watson,John. Apparatus, method, system and executable module for configuration and operation of adaptive integrated circuitry having fixed, application specific computational elements. USP2006016986021.
  22. Master, Paul L.; Smith, Stephen J.; Watson, John. Apparatus, system and method for configuration of adaptive integrated circuitry having fixed, application specific computational elements. USP2017039594723.
  23. Master, Paul L.; Smith, Stephen J.; Watson, John. Apparatus, system and method for configuration of adaptive integrated circuitry having heterogeneous computational elements. USP2012078225073.
  24. Hogenauer, Eugene B.. Arithmetic node including general digital signal processing functions for an adaptive computing machine. USP2015028949576.
  25. Howard, Ric; Katragadda, Ramana V.. Asynchronous, independent and multiple process shared memory system in an adaptive computing architecture. USP2009087577799.
  26. de Waal, Abraham B.; Diard, Franck R.. Automatic quality testing of multimedia rendering by software drivers. USP2011077987065.
  27. Vorbach, Martin; Baumgarte, Volker; Ehlers, Gerd. Bus systems and reconfiguration methods. USP2012028127061.
  28. Langhammer, Martin. Calculation of trigonometric functions in an integrated circuit device. USP2014088812573.
  29. Langhammer, Martin. Calculation of trigonometric functions in an integrated circuit device. USP2014108862650.
  30. Langhammer, Martin. Calculation of trigonometric functions in an integrated circuit device. USP2013088510354.
  31. Langhammer, Martin. Calculation of trigonometric functions in an integrated circuit device. USP2013118589463.
  32. Cory,Warren E.. Channel bonding control logic architecture. USP2008067382823.
  33. Kryzak,Joseph Neil; Hoelscher,Aaron J.; Rock,Thomas E.. Channel bonding of a plurality of multi-gigabit transceivers. USP2008097421014.
  34. Vorbach, Martin; Münch, Robert. Circuit having a multidimensional structure of configurable cells that include multi-bit-wide inputs and outputs. USP2010107822968.
  35. Langhammer, Martin. Combined adder and pre-adder for high-radix multiplier circuit. USP2017069684488.
  36. Langhammer, Martin. Combined floating point adder and subtractor. USP2014028645449.
  37. Mauer, Volker. Combined interpolation and decimation filter for programmable logic device. USP2010107814137.
  38. Heidari, Ghobad; Chang, Kuor Hsin; Master, Paul L.; Hogenauer, Eugene B.; Scheuermann, Walter James. Communications module, device, and method for implementing a system acquisition function. USP2009117620097.
  39. Dogon, Gil Israel; Arbeli, Yosi; Kreinin, Yosef. Computer architecture with a hardware accumulator reset. USP2016029256480.
  40. Langhammer, Martin. Computing floating-point polynomials in an integrated circuit device. USP2015028949298.
  41. Langhammer, Martin; Pasca, Bogdan. Computing floating-point polynomials in an integrated circuit device. USP2015069053045.
  42. Cambonie, Jo?l. Configurable electronic device with mixed granularity. USP2005116960936.
  43. Master, Paul L.; Watson, John. Configurable hardware based digital imaging apparatus. USP2009107609297.
  44. Douglass, Stephen M.; Ansari, Ahmad R.. Configurable logic fabric including two fixed logic processors with individual interface to receive availability signal from custom operation code configured processor. USP2009057539848.
  45. Vorbach, Martin; Nückel, Armin. Configurable logic integrated circuit having a multidimensional structure of configurable elements. USP2014058726250.
  46. Langhammer, Martin. Configuring a programmable integrated circuit device to perform matrix multiplication. USP2014018626815.
  47. May,Roger; Draper,Andrew. Configuring both a programmable logic device and its embedded logic with a single serialized configuration bit stream. USP2008037343483.
  48. Langhammer, Martin. Configuring floating point operations in a programmable device. USP2014028650231.
  49. Langhammer, Martin. Configuring floating point operations in a programmable logic device. USP2011017865541.
  50. Manohararajah, Valavan; Lewis, David. Configuring programmable integrated circuit device resources as processing elements. USP2017019553590.
  51. Rubin, Owen Robert; Murray, Eric; Uhrig, Nalini Praba. Consumer product distribution in the embedded system market. USP2010017644279.
  52. Scheuermann, W. James; Hogenauer, Eugene B.. Control node for multi-core system. USP20190110185502.
  53. Douglass, Stephen M.; Ansari, Ahmad R.. Custom code processing in PGA by providing instructions from fixed logic processor portion to programmable dedicated processor portion. USP2005046886092.
  54. Leung, Wai-Bor; Lui, Henry Y.. DSP block for implementing large multiplier on a programmable integrated circuit device. USP2012118307023.
  55. Vorbach, Martin; Thomas, Alexander. Data processing device and method. USP2014088812820.
  56. Vorbach, Martin; Thomas, Alexander. Data processing device and method. USP2012038145881.
  57. Vorbach, Martin; Thomas, Alexander. Data processing device and method. USP2010117844796.
  58. Vorbach, Martin; Becker, Jürgen; Weinhardt, Markus; Baumgarte, Volker; May, Frank. Data processing method and device. USP2014128914590.
  59. Vorbach, Martin; Becker, Jürgen; Weinhardt, Markus; Baumgarte, Volker; May, Frank. Data processing method and device. USP2012048156284.
  60. Sato, Tomoyoshi. Data processor. USP2005066904514.
  61. Vorbach, Martin; Münch, Robert. Data processor having disabled cores. USP2014088819505.
  62. Vorbach, Martin. Device including a field having function cells and information providing cells controlled by the function cells. USP2013048429385.
  63. Demirsoy, Suleyman Sirri; Yi, Hyun. Digital signal processing circuit blocks with support for systolic finite-impulse-response digital filtering. USP2013068458243.
  64. Demirsoy, Suleyman Sirri; Yi, Hyun. Digital signal processing circuit blocks with support for systolic finite-impulse-response digital filtering. USP2013118589465.
  65. Demirsoy, Suleyman; Yi, Hyun. Digital signal processing circuit blocks with support for systolic finite-impulse-response digital filtering. USP2014058732225.
  66. Langhammer, Martin. Digital signal processing circuitry with redundancy and ability to support larger multipliers. USP2014118886696.
  67. Langhammer, Martin; Lin, Yi-Wen; Streicher, Keone. Digital signal processing circuitry with redundancy and bidirectional data paths. USP2014088805916.
  68. Langhammer, Martin. Discrete Fourier Transform in an integrated circuit device. USP2013128601044.
  69. Langhammer, Martin. Double-clocked specialized processing block in an integrated circuit device. USP2014028645451.
  70. Crosland,Andrew; May,Roger; Flaherty,Edward; Draper,Andrew. Embedded processor with watchdog timer for programmable logic. USP2008037350178.
  71. Crosland,Andrew; May,Roger; Flaherty,Edward; Draper,Andrew. Embedded processor with watchdog timer for programmable logic. USP2008037340596.
  72. Furtek, Frederick Curtis; Master, Paul L.. External memory controller. USP2012098266388.
  73. Furtek, Frederick Curtis; Master, Paul L.. External memory controller node. USP2014078769214.
  74. Furtek, Fredrick Curtis; Master, Paul L.. External memory controller node. USP2011077984247.
  75. Furtek, Fredrick Curtis; Master, Paul L.. External memory controller node. USP2011077979646.
  76. Schultz, David P.. FPGA and embedded circuitry initialization and processing. USP2004086781407.
  77. Kundu, Arunangshu; Goldfein, Arnold; Plants, William C.; Hightower, David. Field programmable gate array and microcontroller system-on-a-chip. USP2009047516303.
  78. Kundu, Arunangshu; Goldfein, Arnold; Plants, William C.; Hightower, David. Field programmable gate array and microcontroller system-on-a-chip. USP2011027886130.
  79. Kundu,Arunangshu; Goldfein,Arnold; Plants,William C.; Hightower,David. Field programmable gate array and microcontroller system-on-a-chip. USP2006067069419.
  80. Cory,Warren E.; Ghia,Atul V.. Flexible channel bonding and clock correction operations on a multi-block data path. USP2006087099426.
  81. Ansari, Ahmad R.; Douglass, Stephen M.. Floor planning for programmable gate array having embedded fixed logic circuitry. USP2004026693452.
  82. Pugh, Daniel J.; Rollins, Mark. Gold code generator design. USP2004126834291.
  83. Vorbach, Martin; May, Frank. Hardware definition method including determining whether to implement a function as hardware or software. USP2012088250503.
  84. Scheuermann,Walter James. Hardware implementation of the secure hash standard. USP2009027489779.
  85. Scheuermann, W. James; Hogenauer, Eugene B.. Hardware task manager. USP2017059665397.
  86. Scheuermann, W. James; Hogenauer, Eugene B.. Hardware task manager. USP2012068200799.
  87. Scheuermann, W. James; Hogenauer, Eugene B.. Hardware task manager. USP2010017653710.
  88. Scheuermann, W. James; Hogenauer, Eugene B.. Hardware task manager. USP2014078782196.
  89. Master,Paul L.; Hogenauer,Eugene; Scheuermann,Walter James. Hierarchical interconnect for configuring separate interconnects for each group of fixed and diverse computational elements. USP2008017325123.
  90. Menon,Suresh M.; Ghia,Atul V.; Cory,Warren E.; Sasaki,Paul T.; Freidin,Philip M.; Asuncion,Santiago G.; Costello,Philip D.; Vadi,Vasisht M.; Bekele,Adebabay M.; Verma,Hare K.. High speed configurable transceiver architecture. USP2007037187709.
  91. Chou, Shin-I. High-rate interpolation or decimation filter in integrated circuit device. USP2014028650236.
  92. Vorbach, Martin; Münch, Robert. I/O and memory bus system for DFPS and units with two- or multi-dimensional programmable cell architectures. USP2010017650448.
  93. Vorbach, Martin; Münch, Robert. I/O and memory bus system for DFPS and units with two- or multi-dimensional programmable cell architectures. USP2012068195856.
  94. Langhammer, Martin. Implementing division in a programmable integrated circuit device. USP2012088255448.
  95. Langhammer, Martin. Implementing large multipliers in a programmable integrated circuit device. USP2015028959137.
  96. Langhammer, Martin. Implementing mixed-precision floating-point operations in a programmable integrated circuit device. USP2014048706790.
  97. Langhammer, Martin. Implementing multipliers in a programmable integrated circuit device. USP2013068468192.
  98. Furtek, Frederick Curtis; Master, Paul L.; Plunkett, Robert Thomas. Input/output controller node in an adaptable computing environment. USP2009117624204.
  99. Gan, Andy H.; Herron, Nigel G.. Insertable block tile for interconnecting to a device embedded in an integrated circuit. USP2004086772405.
  100. Vorbach,Martin; M체nch,Robert. Internal bus system for DFPS and units with two-or multi-dimensional programmable cell architectures, for managing large volumes of data with a high interconnection complexity. USP2006037010667.
  101. Heidari-Bateni, Ghobad; Sambhwani, Sharad D.. Internal synchronization control for adaptive integrated circuitry. USP2012108296764.
  102. Nevill, Edward Colles. Interoperability with multiple instruction sets. USP201203RE43248.
  103. Langhammer, Martin; Tharmalingam, Kumara. Large multiplier for programmable logic device. USP2016079395953.
  104. Langhammer, Martin; Tharmalingam, Kumara. Large multiplier for programmable logic device. USP2014078788562.
  105. Langhammer, Martin; Tharmalingam, Kumara. Large multiplier for programmable logic device. USP2013028386553.
  106. Langhammer, Martin; Tharmalingam, Kumara. Large multiplier for programmable logic device. USP2015069063870.
  107. Vorbach, Martin; May, Frank; Reichardt, Dirk; Lier, Frank; Ehlers, Gerd; Nückel, Armin; Baumgarte, Volker; Rao, Prashant; Oertel, Jens. Logic cell array and bus system. USP2009097595659.
  108. Vorbach, Martin; May, Frank; Reichardt, Dirk; Lier, Frank; Ehlers, Gerd; Nückel, Armin; Baumgarte, Volker; Rao, Prashant; Oertel, Jens. Logic cell array and bus system. USP2013068471593.
  109. Vorbach, Martin; May, Frank; Reichardt, Dirk; Lier, Frank; Ehlers, Gerd; Nückel, Armin; Baumgarte, Volker; Rao, Prashant; Oertel, Jens. Logic cell array and bus system. USP2011118058899.
  110. Vorbach, Martin; May, Frank; Reichardt, Dirk; Lier, Frank; Ehlers, Gerd; Nückel, Armin; Baumgarte, Volker; Rao, Prashant; Oertel, Jens. Logical cell array and bus system. USP2015069047440.
  111. Sambhwani, Sharad; Heidari, Ghobad. Low I/O bandwidth method and system for implementing detection and identification of scrambling codes. USP2013058442096.
  112. Sambhwani, Sharad; Heidari, Ghobad. Low I/O bandwidth method and system for implementing detection and identification of scrambling codes. USP2010027668229.
  113. Sambhwani,Sharad; Heidari,Ghobad. Low I/O bandwidth method and system for implementing detection and identification of scrambling codes. USP2009037512173.
  114. Langhammer, Martin. Matrix decomposition in an integrated circuit device. USP2013038396914.
  115. Kurtz, Brian L.. Matrix operations in an integrated circuit device. USP2014068762443.
  116. Langhammer, Martin. Matrix operations in an integrated circuit device. USP2013118577951.
  117. Shekhar, Raj; Castro-Pareja, Carlos; Dandekar, Omkar. Method and apparatus for accelerated elastic registration of multiple scans of internal properties of a body. USP2013098538108.
  118. Cory,Warren E.. Method and apparatus for operating a transceiver in different data rates. USP2006087088767.
  119. Douglass,Stephen M.; Ansari,Ahmad R.. Method and apparatus for processing data with a programmable gate array using fixed and programmable processors. USP2007037194600.
  120. Gan, Andy H.. Method and apparatus for routing interconnects to devices with dissimilar pitches. USP2004116820248.
  121. Eccles,Robert E.; Roberts,Mark Brian. Method and apparatus for rule file generation. USP2006107124382.
  122. Ansari,Ahmad R.; Vashi,Mehul R.. Method and apparatus for synchronized buses. USP2006027007121.
  123. Fang, Ying. Method and apparatus for testing an embedded device. USP2005016839874.
  124. Herron,Nigel G.; Thorne,Eric J.; Wang,Qingqi. Method and apparatus for testing circuitry embedded within a field programmable gate array. USP2006016983405.
  125. Burnley,Richard P.; Oda,Shizuka; Gan,Andy H.. Method and apparatus for timing modeling. USP2006087092865.
  126. Oda,Shizuka; Burnley,Richard P.. Method and apparatus for timing modeling. USP2008057379855.
  127. Linn, John H.; Moleres, Richard P.. Method and architecture for dynamic device drivers. USP2004056735756.
  128. Bazargan, Hassan K.; Tan, Jian; Ghia, Atul V.; Menon, Suresh M.. Method and circuit for hot swap protection. USP2004106810458.
  129. Vorbach, Martin; May, Frank; Nuckel, Armin. Method and device for processing data. USP2010027657861.
  130. Vorbach, Martin; May, Frank; Nuckel, Armin. Method and device for processing data. USP2012108281265.
  131. Pugh, Daniel J.. Method and implemention of a traceback-free parallel viterbi decoder. USP2005066904105.
  132. Master, Paul L.. Method and system for achieving individualized protected space in an operating system. USP2010027660984.
  133. Yin, Robert; Vashi, Mehul R.. Method and system for controlling default values of flip-flops in PGA/ASIC-based designs. USP2005126976160.
  134. Sanchez, Reno L.; Linn, John H.. Method and system for creating a customized support package for an FPGA-based system-on-chip (SoC). USP2009067552415.
  135. Sanchez, Reno L.; Linn, John H.. Method and system for creating a customized support package for an FPGA-based system-on-chip (SoC). USP2004066754882.
  136. Sanchez,Reno L.; Linn,John H.. Method and system for creating a customized support package for an FPGA-based system-on-chip (SoC). USP2006026996796.
  137. Master, Paul L.. Method and system for creating and programming an adaptive computing engine. USP2011017865847.
  138. Schultz,David P.. Method and system for flexibly nesting JTAG TAP controllers for FPGA-based system-on-chip (SoC). USP2006097111217.
  139. Sanchez, Reno L.; Thorpe, Douglas E.. Method and system for inserting probe points in FPGA-based system-on-chip (SoC). USP2004076760898.
  140. Hwang, L. James; Sanchez, Reno L.. Method and system for integrating cores in FPGA-based system-on-chip (SoC). USP2005096941538.
  141. Hwang,L. James; Sanchez,Reno L.. Method and system for integrating cores in FPGA-based system-on-chip (SoC). USP2009037509614.
  142. Hwang,L. James; Sanchez,Reno L.. Method and system for integrating cores in FPGA-based system-on-chip (SoC). USP2007057216328.
  143. Plunkett, Robert T.; Heidari, Ghobad; Master, Paul L.. Method and system for managing hardware resources to implement system functions using an adaptive computing architecture. USP2015059037834.
  144. Plunkett, Robert T.; Heidari, Ghobad; Master, Paul L.. Method and system for managing hardware resources to implement system functions using an adaptive computing architecture. USP2016079396161.
  145. Plunkett, Robert T.; Heidari, Ghobad; Master, Paul L.. Method and system for managing hardware resources to implement system functions using an adaptive computing architecture. USP2013118589660.
  146. Plunkett, Robert T.; Heidari, Ghobad; Master, Paul L.. Method and system for managing hardware resources to implement system functions using an adaptive computing architecture. USP2010077752419.
  147. Scheuermann, W. James. Method and system for reconfigurable channel coding. USP2014078767804.
  148. Scheuermann, W. James. Method and system for reconfigurable channel coding. USP2012088249135.
  149. Scheuermann, W. James. Method and system for reconfigurable channel coding. USP2010107809050.
  150. Scheuermann, W. James. Method and system for reconfigurable channel coding. USP2010107822109.
  151. Master, Paul L.; Scheuermann, W. James. Method and system for reducing the time-to-market concerns for embedded system design. USP2009117620678.
  152. Hwang,L. James; Sanchez,Reno L.. Method and system for resource allocation in FPGA-based system-on-chip (SoC). USP2006067058921.
  153. Mauer, Volker; Demirsoy, Suleyman Sirri. Method for configuring a finite impulse response filter in a programmable logic device. USP2013028386550.
  154. Vorbach, Martin. Method for debugging reconfigurable architectures. USP2013038407525.
  155. Vorbach, Martin. Method for debugging reconfigurable architectures. USP2011118069373.
  156. Vorbach, Martin; May, Frank; Nückel, Armin. Method for debugging reconfigurable architectures. USP2010117840842.
  157. Vorbach,Martin. Method for debugging reconfigurable architectures. USP2009017480825.
  158. Vorbach,Martin; May,Frank; N체ckel,Armin. Method for debugging reconfigurable architectures. USP2007097266725.
  159. Vorbach, Martin; Nückel, Armin. Method for interleaving a program over a plurality of cells. USP2012078230411.
  160. Vorbach, Martin; Nückel, Armin; May, Frank; Weinhardt, Markus; Cardoso, Joao Manuel Paiva. Method for processing data. USP2010027657877.
  161. Vorbach, Martin; May, Frank; Nückel, Armin. Method for the translation of programs for reconfigurable architectures. USP2014108869121.
  162. May,Frank; N？ckel,Armin; Vorbach,Martin. Method for translating programs for reconfigurable architectures. USP2007047210129.
  163. Douglass, Stephen M.. Method of designing integrated circuit having both configurable and fixed logic circuitry. USP2005116961919.
  164. Vorbach,Martin; M체nch,Robert. Method of hierarchical caching of configuration data having dataflow processors and modules having two-or multidimensional programmable cell structure (FPGAs, DPGAs, etc.). USP2006016990555.
  165. Vorbach, Martin; Munch, Robert M.. Method of self-synchronization of configurable elements of a programmable module. USP201409RE45109.
  166. Vorbach, Martin; Münch, Robert M.. Method of self-synchronization of configurable elements of a programmable module. USP201410RE45223.
  167. Vorbach, Martin; Münch, Robert M.. Method of self-synchronization of configurable elements of a programmable module. USP201307RE44383.
  168. Vorbach, Martin; Münch, Robert M.. Method of self-synchronization of configurable elements of a programmable module. USP201307RE44365.
  169. Vorbach,Martin; M체nch,Robert. Method of self-synchronization of configurable elements of a programmable module. USP2006047036036.
  170. Vorbach, Martin; M?nch, Robert. Method of self-synchronization of configurable elements of a programmable unit. USP2005116968452.
  171. Master,Paul L.; Hogenauer,Eugene; Wu,Bicheng William; Chuang,Dan MingLun; Freeman Benson,Bjorn. Method, system and program for developing and scheduling adaptive integrated circuity and corresponding control or configuration information. USP2009017478031.
  172. Ebeling, W. H. Carl; Hogenauer, Eugene B.. Method, system and software for programming reconfigurable hardware. USP2004056732354.
  173. Vorbach, Martin; Baumgarte, Volker. Methods and devices for treating and processing data. USP2015079075605.
  174. Vorbach, Martin; Baumgarte, Volker. Methods and devices for treating and processing data. USP2012018099618.
  175. Vorbach, Martin; Baumgarte, Volker. Methods and devices for treating and processing data. USP2012118312301.
  176. Vorbach,Martin; Baumgarte,Volker. Methods and devices for treating and processing data. USP2008107444531.
  177. Vorbach, Martin. Methods and devices for treating and/or processing data. USP2009087581076.
  178. Lee,Andy L.; McClintock,Cameron; Johnson,Brian; Cliff,Richard; Reddy,Srinivas; Lane,Chris; Leventis,Paul; Betz,Vaughn Timothy; Lewis,David. Methods for designing PLD architectures for flexible placement of IP function blocks. USP2006067058920.
  179. Hong-Yi Hubert Chen. Microcode scalable processor. USP2002036356995.
  180. Streicher, Keone; Langhammer, Martin; Lin, Yi-Wen; Leung, Wai-Bor; Lewis, David; Mauer, Volker; Lui, Henry Y.; Demirsoy, Suleyman Sirri; Yi, Hyun. Modular digital signal processing circuitry with optionally usable, dedicated connections between modules of the circuitry. USP2014068751551.
  181. Streicher, Keone; Langhammer, Martin; Lin, Yi-Wen; Leung, Wai-Bor; Lewis, David; Mauer, Volker; Lui, Henry Y.; Demirsoy, Suleyman Sirri; Yi, Hyun. Modular digital signal processing circuitry with optionally usable, dedicated connections between modules of the circuitry. USP2013108549055.
  182. Streicher, Keone; Langhammer, Martin; Lin, Yi-Wen; Leung, Wai-Bor; Lewis, David; Mauer, Volker; Lui, Henry Y.; Demirsoy, Suleyman Sirri; Yi, Hyun. Modular digital signal processing circuitry with optionally usable, dedicated connections between modules of the circuitry. USP2013128620977.
  183. Langhammer, Martin. Multi-operand floating point operations in a programmable integrated circuit device. USP2013048412756.
  184. Muthujumaraswathy, Kumaraguru; Rostoker, Michael D.. Multimedia interface having a processor and reconfigurable logic. USP2004106810434.
  185. Langhammer, Martin. Multiple-precision processing block in a programmable integrated circuit device. USP2015119189200.
  186. Choe, Kok Heng; Ngai, Tony K; Lui, Henry Y.. Multiplier-accumulator circuitry and methods. USP2014028645450.
  187. Sasaki,Paul T.; Menon,Suresh M.; Ghia,Atul V.; Cory,Warren E.; Verma,Hare K.; Freidin,Philip M.. Network physical layer with embedded multi-standard CRC generator. USP2006097111220.
  188. Langhammer, Martin. Normalization of floating point operations in a programmable integrated circuit device. USP2012088244789.
  189. Langhammer, Martin. Normalization of floating point operations in a programmable integrated circuit device. USP2014118886695.
  190. Lee, Andy L.; McClintock, Cameron R.; Johnson, Brian D.; Cliff, Richard G.; Reddy, Srinivas T.; Lane, Christopher F.; Leventis, Paul; Betz, Vaughn; Lewis, David. PLD architecture for flexible placement of IP function blocks. USP2015079094014.
  191. Lee, Andy L.; McClintock, Cameron R.; Johnson, Brian D.; Cliff, Richard G.; Reddy, Srinivas T.; Lane, Christopher F.; Leventis, Paul; Betz, Vaughn; Lewis, David. PLD architecture for flexible placement of IP function blocks. USP2014058732646.
  192. Lee, Andy L.; McClintock, Cameron; Johnson, Brian; Cliff, Richard; Reddy, Srinivas; Lane, Chris; Leventis, Paul; Betz, Vaughn Timothy; Lewis, David. PLD architecture for flexible placement of IP function blocks. USP2009097584447.
  193. Lee, Andy L.; McClintock, Cameron; Johnson, Brian; Cliff, Richard; Reddy, Srinivas; Lane, Chris; Leventis, Paul; Betz, Vaughn Timothy; Lewis, David. PLD architecture for flexible placement of IP function blocks. USP2012068201129.
  194. Lee, Andy L.; McClintock, Cameron; Johnson, Brian; Cliff, Richard; Reddy, Srinivas; Lane, Christopher; Leventis, Paul; Betz, Vaughn Timothy; Lewis, David. PLD architecture for flexible placement of IP function blocks. USP2013038407649.
  195. Vorbach, Martin. Parallel task operation in processor and reconfigurable coprocessor configured based on information in link list including termination information for synchronization. USP2009087577822.
  196. Vorbach, Martin; Baumgarte, Volker; Ehlers, Gerd; May, Frank; Nückel, Armin. Pipeline configuration protocol and configuration unit communication. USP2012108301872.
  197. Vorbach, Martin; Baumgarte, Volker; Ehlers, Gerd; May, Frank; Nückel, Armin. Pipeline configuration protocol and configuration unit communication. USP2013068468329.
  198. Vorbach,Martin; Baumgarte,Volker; Ehlers,Gerd; May,Frank; N체ckel,Armin. Pipeline configuration unit protocols and communication. USP2006027003660.
  199. Mauer, Volker; Langhammer, Martin. Pipelined systolic finite impulse response filter. USP2016069379687.
  200. Wolinski, Christophe Czeslaw; Gokhale, Maya B.; McCabe, Kevin Peter. Polymorphous computing fabric. USP2011017873811.
  201. Langhammer, Martin. Polynomial calculations optimized for programmable integrated circuit device structures. USP2015129207909.
  202. Vorbach,Martin; M체nch,Robert. Process for automatic dynamic reloading of data flow processors (DFPS) and units with two-or three-dimensional programmable cell architectures (FPGAS, DPGAS, and the like). USP2006047028107.
  203. Vorbach, Martin; Münch, Robert. Process for automatic dynamic reloading of data flow processors (DFPs) and units with two- or three-dimensional programmable cell architectures (FPGAs, DPGAs, and the like). USP2010107822881.
  204. Scheuermann,W. James. Processing architecture for a reconfigurable arithmetic node. USP2008107433909.
  205. Vorbach, Martin. Processor arrangement on a chip including data processing, memory, and interface elements. USP2015059037807.
  206. Vorbach, Martin; Münch, Robert. Processor chip for reconfigurable data processing, for processing numeric and logic operations and including function and interconnection control units. USP2012048156312.
  207. Vorbach, Martin; Nückel, Armin. Processor chip including a plurality of cache elements connected to a plurality of processor cores. USP2012118312200.
  208. Master, Paul L.. Profiling of software and circuit designs utilizing data operation analyses. USP2012098276135.
  209. Sato, Tomoyoshi. Program product and data processor. USP2004116826674.
  210. Langhammer, Martin. Programmable device using fixed and configurable logic to implement floating-point rounding. USP2016059348795.
  211. Langhammer, Martin. Programmable device using fixed and configurable logic to implement recursive trees. USP2017039600278.
  212. Mauer, Volker; Langhammer, Martin. Programmable device with specialized multiplier blocks. USP2013128620980.
  213. Schultz,David P.; Douglass,Stephen M.; Young,Steven P.; Herron,Nigel G.; Vashi,Mehul R.; Sowards,Jane W.. Programmable gate array and embedded circuitry initialization and processing. USP2008097420392.
  214. Douglass, Stephen M.; Young, Steven P.; Herron, Nigel G.; Vashi, Mehul R.; Sowards, Jane W.. Programmable gate array having interconnecting logic to support embedded fixed logic circuitry. USP2004096798239.
  215. Ansari, Ahmad R.. Programmable interactive verification agent. USP2005126973405.
  216. Dao,Khang Kim; Baxter,Glenn A.. Programmable logic device including programmable interface core and central processing unit. USP2006077076595.
  217. Dao,Khang Kim; Baxter,Glenn A.. Programmable logic device including programmable interface core and central processing unit. USP2007097266632.
  218. Dao,Khang Kim; Baxter,Glenn A.. Programmable logic device including programmable interface core and central processing unit. USP2008077406557.
  219. Groen,Eric D.; Boecker,Charles W.; Black,William C.; Irwin,Scott A.; Kryzak,Joseph N.; Chen,Yiqin; Jenkins,Andrew G.; Hoelscher,Aaron J.. Programmable logic device including programmable multi-gigabit transceivers. USP2008077406118.
  220. Langhammer,Martin. Programmable logic device with routing channels. USP2006117142011.
  221. Langhammer,Martin. Programmable logic device with routing channels. USP2006097109753.
  222. Langhammer, Martin. QR decomposition in an integrated circuit device. USP2013098539016.
  223. Mauer, Volker. QR decomposition in an integrated circuit device. USP2014088812576.
  224. Vorbach, Martin. Reconfigurable elements. USP2014048686475.
  225. Vorbach, Martin. Reconfigurable elements. USP2014048686549.
  226. Vorbach, Martin; Baumgarte, Volker. Reconfigurable general purpose processor having time restricted configurations. USP2012108281108.
  227. John Morelli ; H. Richard Kendall. Reconfigurable logic for a computer. USP2002086438737.
  228. Vorbach, Martin. Reconfigurable sequencer structure. USP2009107602214.
  229. Vorbach, Martin. Reconfigurable sequencer structure. USP2014088803552.
  230. Vorbach, Martin. Reconfigurable sequencer structure. USP2012118310274.
  231. Vorbach, Martin. Reconfigurable sequencer structure. USP2010087782087.
  232. Vorbach,Martin. Reconfigurable sequencer structure. USP2008077394284.
  233. Vorbach, Martin; Bretz, Daniel. Router. USP2012068209653.
  234. Vorbach,Martin; Bretz,Daniel. Router. USP2008107434191.
  235. Vorbach,Martin; M？nch,Robert. Run-time reconfiguration method for programmable units. USP2007027174443.
  236. Vorbach, Martin; Münch, Robert. Runtime configurable arithmetic and logic cell. USP2009077565525.
  237. Master, Paul L.; Murray, Eric; Mehegan, Joseph; Plunkett, Robert Thomas. Secure storage of program code for an embedded system. USP2010097802108.
  238. Langhammer, Martin; Dhanoa, Kulwinder. Solving linear matrices in an integrated circuit device. USP2013098539014.
  239. Langhammer, Martin. Specialized processing block for implementing floating-point multiplier with subnormal operation support. USP2015038996600.
  240. Xu, Lei; Mauer, Volker; Perry, Steven. Specialized processing block for programmable integrated circuit device. USP2013098543634.
  241. Langhammer, Martin; Lee, Kwan Yee Martin; Azgomi, Orang; Streicher, Keone; Lin, Yi-Wen. Specialized processing block for programmable logic device. USP2012098266199.
  242. Langhammer, Martin; Lee, Kwan Yee Martin; Azgomi, Orang; Streicher, Keone; Pelt, Robert L.. Specialized processing block for programmable logic device. USP2011108041759.
  243. Langhammer, Martin; Lee, Kwan Yee Martin; Nguyen, Triet M.; Streicher, Keone; Azgomi, Orang. Specialized processing block for programmable logic device. USP2010117836117.
  244. Lee, Kwan Yee Martin; Langhammer, Martin; Lin, Yi-Wen; Nguyen, Triet M.. Specialized processing block for programmable logic device. USP2012098266198.
  245. Lee, Kwan Yee Martin; Langhammer, Martin; Nguyen, Triet M.; Lin, Yi-Wen. Specialized processing block for programmable logic device. USP2012108301681.
  246. Langhammer, Martin. Specialized processing block with fixed- and floating-point structures. USP2015089098332.
  247. Master,Paul L.; Watson,John. Storage and delivery of device features. USP2009027493375.
  248. Lai, Andrew W.. Structures and methods for testing programmable logic devices having mixed-fabric architectures. USP2005096944836.
  249. Lai,Andrew W.. Structures and methods for testing programmable logic devices having mixed-fabric architectures. USP2007037187199.
  250. Seawright, J. Andrew. System and method for control synthesis using a reachable states look-up table. USP2003036539477.
  251. Sundararajarao Mohan ; Stephen M. Trimberger. System and method of computation in a programmable logic device using virtual instructions. USP2002076421817.
  252. Min, Kyoung June; Park, Chan Min; Lee, Won Jong; Yoo, Dong-Hoon. System and method of rendering 3D graphics. USP2015049007382.
  253. Jacob,Rojit; Chuang,Dan Minglun. System and method using embedded microprocessor as a node in an adaptable computing machine. USP2009037502915.
  254. Master, Paul L.; Watson, John. System for adapting device standards after manufacture. USP2009107602740.
  255. Master, Paul L.; Watson, John. System for authorizing functionality in adaptable hardware devices. USP201109E042743.
  256. Katragadda, Ramana; Spoltore, Paul; Howard, Ric. Task definition for specifying resource requirements. USP2012018108656.
  257. Herron,Nigel G.; Thorne,Eric J.; Wang,Qingqi; Correale, Jr.,Anthony; Dick,Thomas Anderson. Testing a programmable logic device with embedded fixed logic using a scan chain. USP2006077080300.
  258. Yin, Robert. Testing address lines of a memory controller. USP2009047526689.
  259. Yin,Robert. Testing address lines of a memory controller. USP2006087085973.
  260. Burnley, Richard P.. Timing performance analysis. USP2005086934922.
  261. Burnley,Richard P.. Timing performance analysis. USP2007087254794.
  262. Douglass, Stephen M.; Sastry, Prasad L.; Vashi, Mehul R.; Yin, Robert. User configurable memory system having local and global memory blocks. USP2003126662285.
  263. Ansari, Ahmad R.; Douglass, Stephen M.; Vashi, Mehul R.; Young, Steven P.. User configurable on-chip memory system. USP2003026522167.
  264. Cooke, Laurence H.. Variable clocked serial array processor. USP2017119823689.
  265. Cooke, Laurence H.. Variable clocked serial array processor. USP2016059329621.
  266. Cory, Warren E.. Variable data width converter. USP2005116970013.
  267. Cory, Warren E.; Verma, Hare K.; Ghia, Atul V.; Sasaki, Paul T.; Menon, Suresh M.. Variable data width operation in multi-gigabit transceivers on a programmable logic device. USP2003096617877.
  268. Cory, Warren E.; Verma, Hare K.; Ghia, Atul V.; Sasaki, Paul T.; Menon, Suresh M.. Variable data width operation in multi-gigabit transceivers on a programmable logic device. USP2005116960933.

IPC 상위 출원인