$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Microelectronic component with rigid interposer 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • H01L-023/48
  • H01L-023/06
  • H01L-023/52
출원번호 US-0978082 (1997-11-25)
발명자 / 주소
  • Bellaar Pieter H.,NLX
  • DiStefano Thomas H.
  • Fjelstad Joseph
  • Pickett Christopher M.
  • Smith John W.
출원인 / 주소
  • Tessera, Inc.
대리인 / 주소
    Lerner, David, Littenberg, Krumholz & Mentlik, LLP
인용정보 피인용 횟수 : 141  인용 특허 : 12

초록

A microelectronic component for mounting a rigid substrate, such as a hybrid circuit to a rigid support substrate, such as a printed circuit board. The microelectronic component includes a rigid interposer which may have a chip mounted on its first surface; a pattern of contacts on the rigid interpo

대표청구항

[ What is claimed is:] [1.] A microelectronic component, comprisingA. A first interposer having a first surface, a second surface and a plurality of contacts disposed in a pattern on said second surface, said pattern encompassing a contact pattern area on said second surface, wherein said first inte

이 특허에 인용된 특허 (12)

  1. Grabbe Dimitry G. (Middletown PA), Area array connector.
  2. Matunami Mituo (Izumisano JA), Beam lead formation method.
  3. Matsumoto Kunio (Yokohama JPX) Oshima Muneo (Yokohama JPX) Sakaguchi Suguru (Chigasaki JPX), Connecting structure for electronic part and method of manufacturing the same.
  4. Fjelstad Joseph, Connection component with releasable leads.
  5. Kovac Zlata (Los Gatos CA) Mitchell Craig (Santa Clara CA) Distefano Thomas H. (Monte Sereno CA) Smith John W. (Palo Alto CA), Method of fabricating compliant interface for semiconductor chip.
  6. Mimura Seiichi (Tokyo JPX) Shimizu Junichiro (Tokyo JPX) Tajiri Takayuki (Tokyo JPX) Ichikawa Shingo (Tokyo JPX) Kaneko Hiroyuki (Tokyo JPX) Ohi Masayuki (Tokyo JPX), Method of manufacturing semiconductor device with copper core bumps.
  7. DiStefano Thomas H. (Monte Sereno CA) Smith John W. (Palo Alto CA), Microelectronic mounting with multiple lead deformation and bonding.
  8. Khandros Igor Y. (Peekskill NY) DiStefano Thomas H. (Bronxville NY), Semiconductor chip assemblies having interposer and flexible lead.
  9. Khandros Igor Y. (Peekskill NY) DiStefano Thomas H. (Bronxville NY), Semiconductor chip assemblies with fan-in leads.
  10. Yamashita Chikara,JPX, Semiconductor device having a perforated base film sheet.
  11. Otsuka Kanji (Higashiyamato JPX) Kato Masao (Hadano JPX) Kumagai Takashi (Isehara JPX) Usami Mitsuo (Ohme JPX) Kuroda Shigeo (Ohme JPX) Sahara Kunizo (Nishitama JPX) Yamada Takeo (Koganei JPX) Miyamo, Semiconductor device having leads for mounting to a surface of a printed circuit board.
  12. Grabbe Dimitry G. (Middletown PA) Korsunsky Iosif (Harrisburg PA) Ringler Daniel R. (Elizabethville PA), Surface mount electrical connector.

이 특허를 인용한 특허 (141)

  1. Liaw, Been Yang, BGA socket having extensible solder ball so as to compensate warpage connector housing.
  2. Caskey, Terrence; Mohammed, Ilyas; Uzoh, Cyprian Emeka; Woychik, Charles G.; Newman, Michael; Monadgemi, Pezhman; Co, Reynaldo; Chau, Ellis; Haba, Belgacem, BVA interposer.
  3. Subido, Willmar; Co, Reynaldo; Zohni, Wael; Prabhu, Ashok S., Ball bonding metal wire bond wires to metal pads.
  4. Jiang, Tongbi; Akram, Salman, Ball grid array utilizing solder balls having a core material covered by a metal layer.
  5. Mukta S. Farooq ; Raymond A. Jackson ; Sarah H. Knickerbocker ; Sudipta K. Ray, Baseplate for chip burn-in and/of testing, and method thereof.
  6. Haba, Belgacem; Mohammed, Ilyas; Wang, Liang, Batch process fabrication of package-on-package microelectronic assemblies.
  7. Haba, Belgacem; Mohammed, Ilyas; Wang, Liang, Batch process fabrication of package-on-package microelectronic assemblies.
  8. Haba, Belgacem; Mohammed, Ilyas; Wang, Liang, Batch process fabrication of package-on-package microelectronic assemblies.
  9. Katkar, Rajesh; Gao, Guilian; Woychik, Charles G.; Zohni, Wael, Bond via array for thermal conductivity.
  10. Takiar, Hem P.; Kelkar, Nikhil Vishwanath, Chip scale package with compliant leads.
  11. Takiar, Hem P.; Kelkar, Nikhil Vishwanath, Chip scale package with compliant leads.
  12. Park, Sang Soo; Jun, Kyoung Jin; Ahn, Young Ghyu; Park, Heung Kil, Composite electronic component and board having the same.
  13. Uzoh, Cyprian Emeka; Katkar, Rajesh, Die stacks with one or more bond via arrays of wire bond wires and with one or more arrays of bump interconnects.
  14. Janak, Chris; Shenoy, Sukesh, Dual-use thermal management device.
  15. Trogisch, Guenter; Schaefer, Peter; Ploetz, Stefan; Quarder, Martin, Electrical device having a wall made of plastic and comprising at least one flexible conductor and method for manufacturing such an electrical device.
  16. Martin,Edward L.; Biggs,L. Todd, Electronic assembly having composite electronic contacts for attaching a package substrate to a printed circuit board.
  17. Yao, Jimin; Li, Eric; Liff, Shawna, Electronic device package.
  18. DeLaCruz, Javier A.; Awujoola, Abiola; Prabhu, Ashok S.; Lattin, Christopher W.; Sun, Zhuowen, Embedded wire bond wires for vertical integration with separate surface mount and wire bond mounting surfaces.
  19. Haemer,Joseph Michael; Chong,Fu Chiung; Modlin,Douglas N., Enhanced compliant probe card systems having improved planarity.
  20. Mok,Sammy; Chong,Fu Chiung; Milter,Roman, Enhanced stress metal spring contactor.
  21. Haba, Belgacem; Mohammed, Ilyas, Fabrication of microelectronic assemblies having stack terminals coupled by connectors extending through encapsulation.
  22. Nobuaki Hashimoto JP, Film carrier tape.
  23. Hashimoto Nobuaki,JPX, Film carrier tape and semiconductor device, method of making the same and circuit board.
  24. Katkar, Rajesh, Fine pitch BVA using reconstituted wafer with area array accessible for testing.
  25. Katkar, Rajesh, Fine pitch BVA using reconstituted wafer with area array accessible for testing.
  26. Mukerji Prosanto K. ; Thomas Ronald E. ; Hawkins George W. ; Srinivasan Rajesh ; Bosch Colin B. ; Knapp James H. ; Norton Laura J. ; Seddon Michael J., Flexible substrate for packaging a semiconductor component.
  27. Mohammed, Ilyas; Beroz, Masud, Heat spreading substrate with embedded interconnects.
  28. Bottoms, Wilmer R.; Chong, Fu Chiung; Mok, Sammy; Modlin, Douglas, High density interconnect system for IC packages and interconnect assemblies.
  29. Chong, Fu Chiung; Kao, Andrew; McKay, Douglas; Litza, Anna; Modlin, Douglas; Mok, Sammy; Parekh, Nitin; Swiatowiec, Frank John; Shan, Zhaohui, High density interconnect system having rapid fabrication cycle.
  30. Chong, Fu Chiung; Kao, Andrew; McKay, Douglas; Litza, Anna; Modlin, Douglas; Mok, Sammy; Parekh, Nitin; Swiatowiec, Frank John; Shan, Zhaohui, High density interconnect system having rapid fabrication cycle.
  31. Chong,Fu Chiung; Kao,Andrew; McKay,Douglas; Litza,Anna; Modlin,Douglas; Mok,Sammy; Parekh,Nitin; Swiatowiec,Frank John; Shan,Zhaohui, High density interconnect system having rapid fabrication cycle.
  32. Ferguson, Shelby; Yee, Rashelle; Aoki, Russell S.; Hui, Michael; Carstens, Jonathon Robert; Jasniewski, Joseph J., Integrated circuit packages with temperature sensor traces.
  33. Choi, A Leam; Lee, Kenny; Yoon, In Sang; Shin, HanGil, Integrated circuit packaging system with interposer interconnections and method of manufacture thereof.
  34. Voya R. Markovich ; Douglas O. Powell ; Amit K. Sarkhel, Integrated semiconductor package.
  35. Kumbhat, Nitesh; Choudhury, Abhishek; Sundaram, Venkatesh V.; Tummala, Rao R., Interconnect assemblies and methods of making and using same.
  36. Khan, Rezaur Rahman; Zhao, Sam Ziqun, Interface substrate with interposer.
  37. Alagaratnam, Maniam; Desai, Kishor V.; Patel, Sunil A., Interposer for semiconductor package assembly.
  38. Maniam Alagaratnam ; Kishor V. Desai ; Sunil A. Patel, Interposer for semiconductor package assembly.
  39. Caletka, David Vincent; Darbha, Krishna; Infantolino, William; Johnson, Eric Arthur, Land grid array stiffener for use with flexible chip carriers.
  40. Caletka, David Vincent; Darbha, Krishna NMN; Infantolino, William NMN; Johnson, Eric Arthur, Land grid array stiffener use with flexible chip carriers.
  41. Katkar, Rajesh; Uzoh, Cyprian Emeka, Low CTE component with wire bond interconnects.
  42. Katkar, Rajesh; Uzoh, Cyprian Emeka, Low CTE component with wire bond interconnects.
  43. Pang, Mengzhi; Wu, Ken Zhonghua; Kaufmann, Matthew, Low cost and high performance flip chip package.
  44. Chong, Fu Chiung; Mok, Sammy, Massively parallel interface for electronic circuit.
  45. Chong,Fu Chiung; Mok,Sammy, Massively parallel interface for electronic circuit.
  46. Belgacem Haba ; John W. Smith, Method for creating a die shrink insensitive semiconductor package and component therefor.
  47. Haba, Belgacem; Kang, Teck-Gyu; Mohammed, Ilyas; Chau, Ellis, Method for making a microelectronic assembly having conductive elements.
  48. Kung, Yung Sheng; Chen, Yu Sheng, Method for manufacturing electrical connector.
  49. Co, Reynaldo; Mirkarimi, Laura, Method for package-on-package assembly with wire bonds to encapsulation surface.
  50. Co, Reynaldo; Mirkarimi, Laura, Method for package-on-package assembly with wire bonds to encapsulation surface.
  51. Zhao, Zhijun; Alatorre, Roseann, Method of forming a component having wire bonds and a stiffening layer.
  52. Mohammed, Ilyas, Method of forming a wire bond having a free end.
  53. Jiang, Tongbi; Akram, Salman, Methods of ball grid array.
  54. Mohammed, Ilyas; Haba, Belgacem, Microelectronic assemblies having reinforcing collars on connectors extending through encapsulation.
  55. Mohammed, Ilyas; Haba, Belgacem, Microelectronic assemblies having stack terminals coupled by connectors extending through encapsulation.
  56. Mohammed, Ilyas; Haba, Belgacem, Microelectronic assemblies with stack terminals coupled by connectors extending through encapsulation.
  57. Haba, Belgacem; Mohammed, Ilyas; Caskey, Terrence; Co, Reynaldo; Chau, Ellis, Microelectronic assembly for microelectronic packaging with bond elements to encapsulation surface.
  58. Bellaar Pieter H.,NLX ; Distefano Thomas H. ; Fjelstad Joseph ; Pickett Christopher M. ; Smith John W., Microelectronic component with rigid interposer.
  59. Fjelstad, Joseph; Myers, John, Microelectronic component with rigid interposer.
  60. Haba, Belgacem; Crisp, Richard Dewitt; Zohni, Wael, Microelectronic element with bond elements to encapsulation surface.
  61. Prabhu, Ashok S.; Katkar, Rajesh, Microelectronic package for wafer-level chip scale packaging with fan-out.
  62. Haba, Belgacem, Microelectronic package with terminals on dielectric mass.
  63. Haba, Belgacem, Microelectronic package with terminals on dielectric mass.
  64. Haba, Belgacem, Microelectronic package with terminals on dielectric mass.
  65. Haba, Belgacem, Microelectronic package with terminals on dielectric mass.
  66. Haba, Belgacem; Kang, Teck-Gyu; Mohammed, Ilyas; Chau, Ellis, Microelectronic packages and methods therefor.
  67. Haba, Belgacem; Kang, Teck-Gyu; Mohammed, Ilyas; Chau, Ellis, Microelectronic packages and methods therefor.
  68. Yang Shi-Lang ; Bhatt Dhiren ; Zheng Wei-Ping, Miniature low cost modular assembly package and method of assembly.
  69. Honda,Hirokazu, Multilayer interconnection board, semiconductor device having the same, and method of forming the same as well as method of mounting the semiconductor chip on the interconnection board.
  70. Honda, Hirokazu, Multilayer interconnection board, semiconductor device having the same, and method of forming the same as well as method of mounting the semicondutor chip on the interconnection board.
  71. Uzoh, Cyprian Emeka; Katkar, Rajesh, Multiple bond via arrays of different wire heights on a same substrate.
  72. Uzoh, Cyprian Emeka; Katkar, Rajesh, Multiple bond via arrays of different wire heights on a same substrate.
  73. Haba, Belgacem; Co, Reynaldo; Cizek, Rizza Lee Saga; Zohni, Wael, Off substrate kinking of bond wire.
  74. Haba, Belgacem; Co, Reynaldo; Saga Cizek, Rizza Lee; Zohni, Wael, Off substrate kinking of bond wire.
  75. Chau, Ellis; Co, Reynaldo; Alatorre, Roseann; Damberg, Philip; Wang, Wei-Shun; Yang, Se Young, Package-on-package assembly with wire bond vias.
  76. Chau, Ellis; Co, Reynaldo; Alatorre, Roseann; Damberg, Philip; Wang, Wei-Shun; Yang, Se Young, Package-on-package assembly with wire bond vias.
  77. Chau, Ellis; Co, Reynaldo; Alatorre, Roseann; Damberg, Philip; Wang, Wei-Shun; Yang, Se Young, Package-on-package assembly with wire bond vias.
  78. Chau, Ellis; Co, Reynaldo; Alatorre, Roseann; Damberg, Philip; Wang, Wei-Shun; Yang, Se Young, Package-on-package assembly with wire bond vias.
  79. Chau, Ellis; Co, Reynaldo; Alatorre, Roseann; Damberg, Philip; Wang, Wei-Shun; Yang, Se Young, Package-on-package assembly with wire bond vias.
  80. Chau, Ellis; Co, Reynaldo; Alatorre, Roseann; Damberg, Philip; Wang, Wei-Shun; Yang, Se Young; Zhao, Zhijun, Package-on-package assembly with wire bond vias.
  81. Sato, Hiroaki; Kang, Teck-Gyu; Haba, Belgacem; Osborn, Philip R.; Wang, Wei-Shun; Chau, Ellis; Mohammed, Ilyas; Masuda, Norihito; Sakuma, Kazuo; Hashimoto, Kiyoaki; Inetaro, Kurosawa; Kikuchi, Tomoyuki, Package-on-package assembly with wire bonds to encapsulation surface.
  82. Sato, Hiroaki; Kang, Teck-Gyu; Haba, Belgacem; Osborn, Philip R.; Wang, Wei-Shun; Chau, Ellis; Mohammed, Ilyas; Masuda, Norihito; Sakuma, Kazuo; Hashimoto, Kiyoaki; Inetaro, Kurosawa; Kikuchi, Tomoyuki, Package-on-package assembly with wire bonds to encapsulation surface.
  83. Sato, Hiroaki; Kang, Teck-Gyu; Haba, Belgacem; Osborn, Philip R.; Wang, Wei-Shun; Chau, Ellis; Mohammed, Ilyas; Masuda, Norihito; Sakuma, Kazuo; Hashimoto, Kiyoaki; Inetaro, Kurosawa; Kikuchi, Tomoyuki, Package-on-package assembly with wire bonds to encapsulation surface.
  84. Sato, Hiroaki; Kang, Teck-Gyu; Haba, Belgacem; Osborn, Philip R.; Wang, Wei-Shun; Chau, Ellis; Mohammed, Ilyas; Masuda, Norihito; Sakuma, Kazuo; Hashimoto, Kiyoaki; Inetaro, Kurosawa; Kikuchi, Tomoyuki, Package-on-package assembly with wire bonds to encapsulation surface.
  85. Sato, Hiroaki; Kang, Teck-Gyu; Haba, Belgacem; Osborn, Philip R.; Wang, Wei-Shun; Chau, Ellis; Mohammed, Ilyas; Masuda, Norihito; Sakuma, Kazuo; Hashimoto, Kiyoaki; Inetaro, Kurosawa; Kikuchi, Tomoyuki, Package-on-package assembly with wire bonds to encapsulation surface.
  86. Sato, Hiroaki; Kang, Teck-Gyu; Haba, Belgacem; Osborn, Philip R.; Wang, Wei-Shun; Chau, Ellis; Mohammed, Ilyas; Masuda, Norihito; Sakuma, Kazuo; Hashimoto, Kiyoaki; Inetaro, Kurosawa; Kikuchi, Tomoyuki, Package-on-package assembly with wire bonds to encapsulation surface.
  87. Prabhu, Ashok S.; Katkar, Rajesh, Packaged microelectronic device for a package-on-package device.
  88. Haba, Belgacem; Mohammed, Ilyas, Pin attachment.
  89. Co, Reynaldo; Villavicencio, Grant; Zohni, Wael, Pressing of wire bond wire tips to provide bent-over tips.
  90. Mohammed, Ilyas, Reconstituted wafer-level package DRAM.
  91. Mohammed, Ilyas, Reconstituted wafer-level package dram with conductive interconnects formed in encapsulant at periphery of the package.
  92. Corisis,David J.; Brooks,Jerry M.; Schwab,Matt E.; Reynolds,Tracy V., Routing element for use in multi-chip modules, multi-chip modules including the routing element and methods.
  93. Corisis,David J.; Brooks,Jerry M.; Schwab,Matt E.; Reynolds,Tracy V., Routing element for use in semiconductor device assemblies.
  94. Smith, John W.; Haba, Belgacem, Semiconductor chip package with interconnect structure.
  95. Kaoru Iwabuchi JP, Semiconductor device and electronic apparatus.
  96. Yoda, Takashi; Ezawa, Hirokazu, Semiconductor integrated circuit device having interposer and method of manufacturing the same.
  97. Khan, Rezaur Rahman; Zhao, Sam Ziqun; Vorenkamp, Pieter; Hu, Kevin Kunzhong; Karikalan, Sampath K. V.; Chen, Xiangdong, Semiconductor interposer having a cavity for intra-interposer die.
  98. Zhao, Sam Ziqun; Khan, Rezaur Rahman, Semiconductor package including a substrate and an interposer.
  99. Zhao, Sam Ziqun; Khan, Rezaur Rahman, Semiconductor package including an organic substrate and interposer having through-semiconductor vias.
  100. Zhao, Sam Ziqun; Khan, Rezaur Rahman, Semiconductor package including interposer with through-semiconductor vias.
  101. Karikalan, Sampath K. V.; Hu, Kevin Kunzhong; Zhao, Sam Ziqun; Khan, Rezaur Rahman; Vorenkamp, Pieter; Chen, Xiangdong, Semiconductor package with integrated electromagnetic shielding.
  102. Zhao, Sam Ziqun; Hu, Kevin Kunzhong; Karikalan, Sampath K. V.; Khan, Rezaur Rahman; Vorenkamp, Pieter; Chen, Xiangdong, Semiconductor package with integrated selectively conductive film interposer.
  103. Khan, Rezaur Rahman; Zhao, Sam Ziqun, Semiconductor package with interface substrate having interposer.
  104. Zhao, Sam Ziqun; Khan, Rezaur Rahman, Semiconductor package with interposer.
  105. Haba, Belgacem; Co, Reynaldo; Saga Cizek, Rizza Lee; Zohni, Wael, Severing bond wire by kinking and twisting.
  106. Haba, Belgacem, Stackable molded microelectronic packages.
  107. Haba, Belgacem, Stackable molded microelectronic packages.
  108. Haba, Belgacem, Stackable molded microelectronic packages.
  109. Haba, Belgacem, Stackable molded microelectronic packages.
  110. Haba, Belgacem, Stackable molded microelectronic packages.
  111. Haba, Belgacem, Stackable molded microelectronic packages with area array unit connectors.
  112. Haba, Belgacem; Mitchell, Craig S.; Beroz, Masud, Stacked packaging improvements.
  113. Haba, Belgacem; Mitchell, Craig S.; Beroz, Masud, Stacked packaging improvements.
  114. Haba, Belgacem; Mitchell, Craig S.; Beroz, Masud, Stacked packaging improvements.
  115. Haba, Belgacem; Mitchell, Craig S.; Beroz, Masud, Stacked packaging improvements.
  116. Haba, Belgacem; Mitchell, Craig S.; Beroz, Masud, Stacked packaging improvements.
  117. Hu, Kevin Kunzhong; Zhao, Sam Ziqun; Khan, Rezaur Rahman; Vorenkamp, Pieter; Karikalan, Sampath K. V.; Chen, Xiangdong, Stacked packaging using reconstituted wafers.
  118. Villavicencio, Grant; Lee, Sangil; Alatorre, Roseann; Delacruz, Javier A.; McGrath, Scott, Stiffened wires for offset BVA.
  119. Haba, Belgacem; Mohammed, Ilyas; Caskey, Terrence; Co, Reynaldo; Chau, Ellis, Structure for microelectronic packaging with bond elements to encapsulation surface.
  120. Haba, Belgacem; Mohammed, Ilyas; Caskey, Terrence; Co, Reynaldo; Chau, Ellis, Structure for microelectronic packaging with bond elements to encapsulation surface.
  121. Haba, Belgacem; Mohammed, Ilyas, Structure for microelectronic packaging with terminals on dielectric mass.
  122. Mohammed, Ilyas, Substrate-less stackable package with wire-bond interconnect.
  123. Mohammed, Ilyas, Substrate-less stackable package with wire-bond interconnect.
  124. Mohammed, Ilyas, Substrate-less stackable package with wire-bond interconnect.
  125. Zhao, Sam Ziqun; Hu, Kevin Kunzhong; Karikalan, Sampath K. V.; Khan, Rezaur Rahman; Vorenkamp, Pieter; Chen, Xiangdong, System-in-package with integrated socket.
  126. Mok, Sammy; Chong, Fu Chiung, Systems for testing and packaging integrated circuits.
  127. Mok, Sammy; Chong, Fu Chiung; Milter, Roman, Systems for testing and packaging integrated circuits.
  128. Kelkar, Nikhil Vishwanath; Takiar, Hem P., Wafer level chip scale package.
  129. Kelkar,Nikhil Vishwanath; Takiar,Hem P., Wafer level chip scale package.
  130. Ullal, Vijay; Samoilov, Arkadii V., Wafer-level package device.
  131. Katkar, Rajesh; Vu, Tu Tam; Lee, Bongsub; Bang, Kyong-Mo; Li, Xuan; Huynh, Long; Guevara, Gabriel Z.; Agrawal, Akash; Subido, Willmar; Mirkarimi, Laura Wills, Wafer-level packaging using wire bond wires in place of a redistribution layer.
  132. Ho-Yuan Yu, Wafer-scale packing processes for manufacturing integrated circuit (IC) packages.
  133. Yee, Rashelle; Aoki, Russell S.; Ferguson, Shelby; Hui, Michael; Carstens, Jonathon Robert; Jasniewski, Joseph J.; Ceurter, Kevin J., Warpage mitigation in printed circuit board assemblies.
  134. Co, Reynaldo; Zohni, Wael; Cizek, Rizza Lee Saga; Katkar, Rajesh, Wire bond support structure and microelectronic package including wire bonds therefrom.
  135. Co, Reynaldo; Zohni, Wael; Saga Cizek, Rizza Lee; Katkar, Rajesh, Wire bond support structure and microelectronic package including wire bonds therefrom.
  136. Awujoola, Abiola; Sun, Zhuowen; Zohni, Wael; Prabhu, Ashok S.; Subido, Willmar, Wire bond wires for interference shielding.
  137. Awujoola, Abiola; Sun, Zhuowen; Zohni, Wael; Prabhu, Ashok S.; Subido, Willmar, Wire bond wires for interference shielding.
  138. Huang, Shaowu; Delacruz, Javier A., Wire bonding method and apparatus for electromagnetic interference shielding.
  139. Kodani, Kotaro; Nakamura, Junichi, Wiring substrate having columnar protruding part.
  140. Kodani, Kotaro; Nakamura, Junichi, Wiring substrate having columnar protruding part.
  141. Prabhu, Ashok S.; Katkar, Rajesh, ‘RDL-First’ packaged microelectronic device for a package-on-package device.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로