$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Memory system with global address translation

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • G06F-012/10
출원번호 US-0021658 (1998-02-10)
발명자 / 주소
  • Carter Nicholas P.
  • Keckler Stephen W.
  • Dally William J.
출원인 / 주소
  • Massachusetts Institute of Technology
대리인 / 주소
    Hamilton, Brook, Smith & Reynolds, P.C.
인용정보 피인용 횟수 : 119  인용 특허 : 6

초록

A multiprocessor system having shared memory uses guarded pointers to identify protected segments of memory and permitted access to a location specified by the guarded pointer. Modification of pointers is restricted by the hardware system to limit access to memory segments and to limit operations wh

대표청구항

[ What is claimed is:] [1.] In a parallel processing system, a method of addressing data across plural processor nodes comprising:applying a virtual address to a global translation buffer to identify a mapping of a page group of plural pages across a set of plural but less than all processor nodes i

이 특허에 인용된 특허 (6)

  1. Lai Konrad K. (Aloha OR), Disabling tag bit recognition and allowing privileged operations to occur in an object-oriented memory protection mechan.
  2. Wheatley Nigel J. (Broadstone GB2) Andrews Martyn P. (Taplow GB2), Memory protection system using capability registers.
  3. Kong Shing I. (Menlo Park CA), Method and apparatus for a memory management unit supporting multiple page sizes.
  4. Arai Toshiaki (Sagamihara JPX) Miyashita Tomonori (Yokohama JPX) Ohfusa Yoshitaka (Yokohama JPX) Katada Hisashi (Sagamihara JPX), Method of managing a virtual storage for a multi-processor system.
  5. Steven J. Frank (Hopkinton MA) Burkhardt ; III Henry (Manchester MA) Rothnie James B. (Brookline MA) Margulies Benson I. (Arlington MA) Weber Frederick D. (Concord MA) Lee Linda Q. (Cambridge MA) Dud, Shared memory multiprocessor with data hiding and post-store.
  6. Mitchell Glen R. (Pine Island MN) Kempke William G. (Rochester MN) Jones Eugene R. (Rochester MN) Houdek Merle E. (Rochester MN) Ranweiler James G. (Rochester MN), Tagged pointer handling apparatus.

이 특허를 인용한 특허 (119)

  1. Detlefs David L. ; Agesen Ole, Accurate method for inlining virtual calls.
  2. Sexton, Harlan; Unietis, David; Benson, Peter, Address calculation of invariant references within a run-time environment.
  3. Gammel,Berndt; May,Christian; Ledwa,Ralph; Sedlak,Holger, Apparatus and method for determining a physical address from a virtual address by using a hierarchical mapping regulation with compressed nodes.
  4. Flynn, David; Strasser, John; Thatcher, Jonathan, Apparatus, system, and method for a device shared between multiple independent hosts.
  5. Flynn, David; Zappe, Michael; Thatcher, Jonathan, Apparatus, system, and method for coordinating storage requests in a multi-processor/multi-thread environment.
  6. Flynn, David; Zappe, Michael; Thatcher, Jonathan, Apparatus, system, and method for coordinating storage requests in a multi-processor/multi-thread environment.
  7. Sarkissian, Haig A.; Dietz, Russell S., Associative cache structure for lookups and updates of flow records in a network monitor.
  8. Weber Wolf-Dietrich, Cache coherence unit with integrated message passing and memory protection for a distributed, shared memory multiprocessor system.
  9. Wu,Gansha; Lueh,Guei Yuan; Zhou,Xin, Compact object header.
  10. Parrott, Gregory H., Concurrent play on multiple gaming machines.
  11. Faanes,Gregory J.; Scott,Steven L.; Lundberg,Eric P.; Moore, Jr.,William T.; Johnson,Timothy J., Decoupled scalar/vector computer architecture system and method.
  12. Scott, Steven L.; Faanes, Gregory J., Decoupling of write address from its associated write data in a store to a shared memory in a multiprocessor system.
  13. Wiltshire, Michael S.; Lisenbee, James J.; Karmarkar, Jayant S.; Wiltshire, Timothy A., Dual display gaming system and method.
  14. Gilliland, John J.; Laakso, Jeffrey P.; Kaminkow, Joseph E.; Vasquez, James A., Gaming device having multiple display interfaces.
  15. Gilliland, John G.; Laakso, Jeffrey P.; Kaminkow, Joseph E.; Vasquez, James A., Gaming device having multiple selectable display interfaces based on player's wagers.
  16. Gilliland, John G.; Laakso, Jeffrey P.; Kaminkow, Joseph E.; Vasquez, James A., Gaming device having multiple selectable display interfaces based on player's wagers.
  17. Baerlocher, Anthony J.; Kaminkow, Joseph E.; Vasquez, James A., Gaming device having physical concentric symbol generators which are operable to provide a plurality of different games to a player.
  18. Kaminkow, Joseph E.; Jones, Aaron T., Gaming device having touch activated alternating or changing symbol.
  19. SeLegue, Dylan B.; Wenker, Ross D., Gaming system and method employing multi-directional interaction between multiple concurrently played games.
  20. Marston, Daniel W.; Joung, Sek Hwan, Gaming system and method for providing a triggering event based on a collection of units from different games.
  21. Baerlocher, Anthony J.; Cohen, Alexander Casey Naglestad; Bekarian, Arram; De Waal, Daniel, Gaming system and method for providing an additional gaming currency.
  22. Baerlocher, Anthony J.; Cohen, Alexander Casey Naglestad; Bekarian, Arram; De Waal, Daniel, Gaming system and method for providing an additional gaming currency.
  23. Baerlocher, Anthony J.; Cohen, Alexander Casey Naglestad; Bekarian, Arram; DeWaal, Daniel, Gaming system and method for providing an additional gaming currency.
  24. Baerlocher, Anthony J.; Cohen, Alexander Casey Naglestad; Bekarian, Arram; DeWaal, Daniel, Gaming system and method for providing an additional gaming currency.
  25. Graham, Jacob Thomas; Schlottmann, Gregory A., Gaming system and method for providing different bonus awards based on different types of triggered events.
  26. Graham, Jacob Thomas; Schlottmann, Gregory A., Gaming system and method for providing different bonus awards based on different types of triggered events.
  27. Rowe, Richard E., Gaming system and method for providing play of local first game and remote second game.
  28. Rowe, Richard E., Gaming system and method for providing play of local first game and remote second game.
  29. Baerlocher, Anthony J.; Hungate, Yuliya; Evans, Christina; Vasquez, James A.; Ferry, Tonja M.; Ching, Erick T., Gaming system having multiple gaming machines which provide bonus awards.
  30. Baerlocher, Anthony J.; Hungate, Yuliya; Evans, Christina; Vasquez, James A.; Ferry, Tonja M.; Ching, Erick T., Gaming system having multiple gaming machines which provide bonus awards.
  31. Baerlocher, Anthony J.; Hungate, Yuliya; Evans, Christina; Vasquez, James A.; Ferry, Tonja M.; Ching, Erick T., Gaming system having multiple gaming machines which provide bonus awards.
  32. Baerlocher, Anthony J.; Hungate, Yuliya; Evans, Christina; Vasquez, James A.; Peterson, Tonja M.; Ching, Erick T., Gaming system having multiple gaming machines which provide bonus awards.
  33. Muir, David H., Gaming system with linked gaming machines that are configurable to have a same probability of winning a designated award.
  34. Muir, David H., Gaming system with linked gaming machines that are configurable to have a same probability of winning a designated award.
  35. Muir, David H., Gaming system with linked gaming machines that are configurable to have a same probability of winning a designated award.
  36. Arimilli, Lakshminarayana B.; Blackmore, Robert S.; Kim, Chulho; Rajamony, Ramakrishnan; Xue, Hanhong, Generating and issuing global shared memory operations via a send FIFO.
  37. Arimilli, Lakshminarayana B.; Blackmore, Robert S.; Kim, Chulho; Rajamony, Ramakrishnan; Xue, Hanhong, Guaranteeing delivery of multi-packet GSM messages.
  38. Arimilli, Lakshminarayana B.; Arimilli, Ravi K.; Blackmore, Robert S.; Kim, Chulho; Rajamony, Ramakrishnan; Starke, William J.; Xue, Hanhong, Host fabric interface (HFI) to perform global shared memory (GSM) operations.
  39. McKenney, Paul E.; Michael, Maged M., Hybrid multi-threaded access to data structures using hazard pointers for reads and locks for updates.
  40. Case,Colyn S.; Vyshetsky,Dmitry, In-memory table structure for virtual address translation system with translation units of variable range size.
  41. Kohn,James R., Indirectly addressed vector load-operate-store method and apparatus.
  42. Scott, Steven L., Latency tolerant distributed shared memory multiprocessor computer.
  43. Arimilli, Lakshminarayana B.; Blackmore, Robert S.; Kim, Chulho; Rajamony, Ramakrishnan; Xue, Hanhong, Mechanism to prevent illegal access to task address space by unauthorized tasks.
  44. Boyd, William Todd; Hufferd, John Lewis; Mena, III, Agustin; Recio, Renato John; Vega, Madeline, Mechanisms for creation/deletion of linear block address table entries for direct I/O.
  45. Armilli, Lakshminarayana B.; Blackmore, Robert S.; Kim, Chulho; Rajamony, Ramakrishnan; Xue, Hanhong, Mechanisms to order global shared memory operations.
  46. Case, Colyn S.; Lorensen, Gary D.; Clay, Sharon Rose, Memory management for virtual address space with translation units of variable range size.
  47. Sexton, Harlan; Unietis, David; Benson, Peter, Memory management within a run-time environment.
  48. Pautsch, Gregory W.; Pautsch, Adam, Method and apparatus for cooling electronic components.
  49. West, Karlon K.; West, Lynn P., Method and apparatus for demand usable adapter memory access management.
  50. Campbell, Paul, Method and apparatus for handling an accessed bit in a page table entry.
  51. Kohn, James R., Method and apparatus for indirectly addressed vector load-add-store across multi-processors.
  52. Kohn,James R., Method and apparatus for indirectly addressed vector load-add-store across multi-processors.
  53. Emmes, David B., Method and apparatus for managing shared virtual storage in an information handling system.
  54. Dietz, Russell S.; Maixner, Joseph R.; Koppenhaver, Andrew A.; Bares, William H.; Sarkissian, Haig A.; Torgerson, James F., Method and apparatus for monitoring traffic in a network.
  55. Munroe Steven Jay ; Nistler John Gerard ; Stopyro James W., Method and apparatus for shared persistent virtual storage on existing operating systems.
  56. Kim, Woo Hyun; Kim, Du-Ho; Yun, Tae Il, Method and system for providing distributed programming environment using distributed spaces, and computer readable recording medium.
  57. Detlefs David L., Method for directly inlining virtual calls without on-stack replacement.
  58. Boyd,William Todd; Hufferd,John Lewis; Mena, III,Agustin; Recio,Renato J.; Vega,Madeline, Method for out of user space I/O with server authentication.
  59. Boyd,William Todd; Hufferd,John Lewis; Mena, III,Agustin; Recio,Renato John; Vega,Madeline, Method for out of user space block mode I/O directly between an application instance and an I/O adapter.
  60. Pignol, Michel, Method for processing an electronic system subjected to transient error constraints and memory access monitoring device.
  61. Boyd,William Todd; Hufferd,John Lewis; Mena, III,Agustin; Recio,Renato John; Vega,Madeline, Method for query/modification of linear block address table entries for direct I/O.
  62. Boyd, William Todd; Hufferd, John Lewis; Mena, III, Agustin; Recio, Renato John; Vega, Madeline, Method for user space operations for direct I/O between an application instance and an I/O adapter.
  63. Schwarm, Stephen C.; Efroni, Dar, Method of sharing memory in a multi-processor system including a cloning of code and data.
  64. Pizlo, Filip J., Methods and apparatuses for automatic type checking via poisoned pointers.
  65. Chopra, Rajesh; Yoshioka, Shinichi; Debbage, Mark; Shepherd, David, Microprocessor having improved memory management unit and cache memory.
  66. Rajesh Chopra ; Shinichi Yoshioka ; Mark Debbage GB; David Shepherd GB, Microprocessor having improved memory management unit and cache memory.
  67. Madisetti, Prashanth, Modified buddy system memory allocation.
  68. Case,Colyn S.; Vyshetsky,Dmitry; Treichler,Sean J., Multi-client virtual address translation system with translation units of variable-range size.
  69. Cypher,Robert E.; Landin,Anders; Hagersten,Erik E., Multi-node system in which global address generated by processing subsystem includes global to local translation information.
  70. Scott,Steven L.; Faanes,Gregory J.; Stephenson,Brick; Moore, Jr.,William T.; Kohn,James R., Multistream processing memory-and barrier-synchronization method and apparatus.
  71. Gosior,Jason; Broughton,Colin; Jacobsen,Phillip; Sobota,John, Multithread embedded processor with input/output capability.
  72. Scott,Steven L.; Dickson,Chris; Reinhardt,Steve, Node translation and protection in a clustered multiprocessor system.
  73. Arimilli, Lakshminarayana B.; Blackmore, Robert S.; Cascaval, Gheorghe C.; Rajamony, Ramakrishnan, Notification by task of completion of GSM operations at target node.
  74. Arimilli, Lakshminarayana B.; Blackmore, Robert S.; Cascaval, Gheorghe C.; Rajamony, Ramakrishnan, Notification to task of completion of GSM operations by initiator node.
  75. Wendorf, James W.; Rath, Kamlesh; Verma, Dinesh, Operating system for use with protection domains in a single address space.
  76. Boyd, William Todd; Hufferd, John Lewis; Mena, III, Agustin; Recio, Renato J.; Vega, Madeline, Out of user space I/O directly between a host system and a physical adapter using file based linear block address translation.
  77. Boyd, William Todd; Hufferd, John Lewis; Mena, III, Agustin; Recio, Renato J.; Vega, Madeline, Processing user space operations directly between an application instance and an I/O adapter.
  78. Taylor, James Leigh, Processor and method for generating a pointer.
  79. Halpern, Mordechai, Recovery in a wireless environment.
  80. Schwarm,Stephen C.; Machardy, Jr.,Earle T., Redundant multi-processor and logical processor configuration for a file server.
  81. Scott, Steven L.; Faanes, Gregory J.; Stephenson, Brick; Moore, Jr., William T.; Kohn, James R., Relaxed memory consistency model.
  82. Scott, Steven L.; Dickson, Chris; Fromm, Eric C.; Anderson, Michael L., Remote address translation in a multiprocessor system.
  83. Scott, Steven L., Remote translation mechanism for a multi-node system.
  84. Sheets, Kitrick; Hastings, Andrew B., Remote translation mechanism for a multinode system.
  85. Barraclough, Gavin; Pizlo, Filip J., Runtime optimization using meta data for dynamic programming languages.
  86. Klausler, Peter M., Scheduling synchronization of programs running as streams on multiple processors.
  87. Sheets,Kitrick; Williams,Josh; Gettler,Jonathan; Piatz,Steve; Hastings,Andrew B.; Hill,Peter; Bravatto,James G.; Kohn,James R.; Titus,Greg, Scheduling synchronization of programs running as streams on multiple processors.
  88. Hunt, Oliver J.; Barraclough, Gavin; Pizlo, Filip J.; Garen, Geoffrey, Selective randomization for non-deterministically compiled code.
  89. Baerlocher, Anthony J.; Iddings, Cara L.; Schneider, Richard J., Server based gaming system having multiple progressive awards.
  90. Baerlocher, Anthony J.; Iddings, Cara L.; Schneider, Richard J., Server based gaming system having multiple progressive awards.
  91. Breckner, Robert E.; Benbrahim, Jamal; Vasquez, James A.; Bansemer, Mark W.; Baerlocher, Anthony J., Server based gaming system having multiple progressive awards.
  92. Iddings, Cara L.; Dewaal, Daniel; Bullard, Bryan D.; Little, Chad; Manfredi, Vince; Schneider, Richard J., Server based gaming system having multiple progressive awards.
  93. Iddings, Cara L.; Dewaal, Daniel; Bullard, Bryan; Little, Chad; Manfredi, Vince; Schneider, Richard J., Server based gaming system having multiple progressive awards.
  94. Vasquez, James A.; Baerlocher, Anthony J.; Jones, Aaron T.; Bansemer, Mark W., Server based gaming system having multiple progressive awards.
  95. Baerlocher, Anthony J.; Schneider, Richard J.; Iddings, Cara L., Server based gaming system having system triggered loyalty award sequences.
  96. Baerlocher, Anthony J.; Schneider, Richard J.; Iddings, Cara L., Server based gaming system having system triggered loyalty award sequences.
  97. Baerlocher, Anthony J.; Schneider, Richard J.; Iddings, Cara L., Server based gaming system having system triggered loyalty award sequences.
  98. Graham, Jacob; Schlottmann, Greg; Low, Michael N.; Baerlocher, Anthony J.; Schneider, Richard J.; Iddings, Cara L., Server based gaming system having system triggered loyalty award sequences.
  99. Graham, Jacob; Schlottmann, Greg; Low, Michael N.; Baerlocher, Anthony J.; Schneider, Richard J.; Iddings, Cara L., Server based gaming system having system triggered loyalty award sequences.
  100. Iddings, Cara L.; Baerlocher, Anthony J.; Schneider, Richard J., Server based gaming system having system triggered loyalty award sequences.
  101. Iddings, Cara L.; Baerlocher, Anthony J.; Schneider, Richard J., Server based gaming system having system triggered loyalty award sequences.
  102. Iddings, Cara L.; Baerlocher, Anthony J.; Schneider, Richard J., Server based gaming system having system triggered loyalty award sequences.
  103. Iddings, Cara L.; Baerlocher, Anthony J.; Schneider, Richard J., Server based gaming system having system triggered loyalty award sequences.
  104. Iddings, Cara L.; Baerlocher, Anthony J.; Schneider, Richard J., Server based gaming system having system triggered loyalty award sequences.
  105. Sheets, Kitrick, Sharing memory within an application using scalable hardware resources.
  106. Michael S. Wiltshire ; James J. Lisenbee ; Jayant S. Karmarkar ; Timothy A. Wiltshire, Slim terminal gaming system.
  107. Wiltshire, Michael S.; Lisenbee, James J.; Karmarkar, Jayant S.; Wiltshire, Timothy A., Slim terminal gaming system.
  108. Wiltshire,Michael S.; Lisenbee,James J.; Karmarkar,Jayant S.; Wiltshire,Timothy A., Slim terminal gaming system.
  109. Sarkissian, Haig A.; Dietz, Russell S.; Koppenhaver, Andrew A., State processor for pattern matching in a network monitor device.
  110. Sarkissian,Haig A.; Dietz,Russell S.; Koppenhaver,Andrew A., State processor for pattern matching in a network monitor device.
  111. Yamane, Yasuo, Storing apparatus and data storing structure.
  112. Boyd,William Todd; Hufferd,John Lewis; Mena, III,Agustin; Recio,Renato John; Vega,Madeline, System and method for creation/deletion of linear block address table entries for direct I/O.
  113. Faanes, Gregory J.; Lundberg, Eric P.; Scott, Steven L.; Baird, Robert J., System and method for processing memory instructions using a forced order queue.
  114. Asanovic,Krste; Witchel,Emmett J., System and technique for fine-grained computer memory protection.
  115. Krueger, Steven D., System protection map.
  116. Pizlo, Filip J.; Barraclough, Gavin, Tracer based runtime optimization for dynamic programming languages.
  117. Case,Colyn S.; Vyshetsky,Dmitry; Treichler,Sean J., Virtual address translation system with caching of variable-range translation clusters.
  118. Johnson Maynard Paul ; Munroe Steven Jay ; Nistler John Gerard ; Stopyro James W., Virtual machine implementation for shared persistent objects.
  119. DeSouter,Marc A.; Armangau,Philippe; Ahmed,Ishraq Mohammed; Glidewell,Keith, Virtual space manager for computer having a physical address extension feature.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트