$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Thin film transistor, having a nitride film on the gate insulation layer and an organic resin interlayer film on the transistor 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • H01L-029/184
출원번호 US-0110894 (1998-07-07)
우선권정보 JP-0135018 (1998-05-18)
발명자 / 주소
  • Ohtani Hisashi,JPX
출원인 / 주소
  • Semiconductor Energy Laboratory Co., Ltd., JPX
대리인 / 주소
    Sixbey, Friedman, Leedom & Ferguson, PCRobinson
인용정보 피인용 횟수 : 44  인용 특허 : 5

초록

A gate insulating film 103 is oxidized by a thermal oxidation method using a gate electrode 104 as a mask. At this time, the thickness of the gate insulating film 103 becomes thicker so that the portions indicated by 106 and 107 are obtained. The thickness of an active layer becomes thin at an end 1

대표청구항

[ What is claimed is:] [1.] A semiconductor device comprising:a thin film transistor being formed over a substrate, said thin film transistor including:an active layer including a source region, a drain region and a channel region formed between the source and drain regions;a gate insulating film co

이 특허에 인용된 특허 (5)

  1. Holmberg Scott H. (9921 Longview La. Pleasanton CA 94588) Vu Quy (46710 Crawford St. ; #32 Fremont CA 94539), Active matrix ESD protection and testing scheme.
  2. Abbott Richard C., Arc chamber for an ion implantation system.
  3. Mazur Carlos A. (Austin TX) Orlowski Marius K. (Austin TX), Field effect transistor having a gate dielectric with variable thickness.
  4. Miyanaga Akiharu,JPX ; Ohtani Hisashi,JPX ; Takemura Yasuhiko,JPX, Semiconductor device formed using a catalyst element capable of promoting crystallization.
  5. Koyama Jun (Kanagawa JPX) Takemura Yasuhiko (Kanagawa JPX), Semiconductor integrated circuit having N-channel and P-channel transistors.

이 특허를 인용한 특허 (44)

  1. Murakami, Satoshi; Hirakata, Yoshiharu; Fujimoto, Etsuko; Yamazaki, Yu; Yamazaki, Shunpei, Capacitor, semiconductor device and manufacturing method thereof.
  2. Murakami, Satoshi; Hirakata, Yoshiharu; Fujimoto, Etsuko; Yamazaki, Yu; Yamazaki, Shunpei, Capacitor, semiconductor device and manufacturing method thereof.
  3. Murakami,Satoshi; Hirakata,Yoshiharu; Fujimoto,Etsuko; Yamazaki,Yu; Yamazaki,Shunpei, Capacitor, semiconductor device and manufacturing method thereof.
  4. Yamazaki, Shunpei; Koyama, Jun; Yamagata, Hirokazu, Display device.
  5. Yamazaki, Shunpei; Koyama, Jun; Yamagata, Hirokazu, Display device.
  6. Yamazaki, Shunpei; Koyama, Jun; Yamagata, Hirokazu, Display device.
  7. Yamazaki, Shunpei; Koyama, Jun; Yamagata, Hirokazu, Display device.
  8. Yamazaki, Shunpei; Koyama, Jun; Yamagata, Hirokazu, Display device.
  9. Yamazaki, Shunpei; Takayama, Toru; Murakami, Satoshi; Kimura, Hajime, Display device.
  10. Yamazaki Shunpei,JPX ; Teramoto Satoshi,JPX ; Koyama Jun,JPX ; Ogata Yasushi,JPX ; Hayakawa Masahiko,JPX ; Osame Mitsuaki,JPX, Display switch with double layered gate insulation and resinous interlayer dielectric.
  11. Ikeda, Takayuki; Yamazaki, Shunpei, Electrooptical device and a method of manufacturing the same.
  12. Ikeda,Takayuki; Yamazaki,Shunpei, Electrooptical device and a method of manufacturing the same.
  13. Yamazaki,Shunpei; Teramoto,Satoshi; Koyama,Jun; Ogata,Yasushi; Hayakawa,Masahiko; Osame,Mitsuaki, Fabrication method of semiconductor device.
  14. Yamazaki,Shunpei; Teramoto,Satoshi; Koyama,Jun; Ogata,Yasushi; Hayakawa,Masahiko; Osame,Mitsuaki, Fabrication method of semiconductor device.
  15. Yamazaki,Shunpei; Teramoto,Satoshi; Koyama,Jun; Ogata,Yasushi; Hayakawa,Masahiko; Osame,Mitsuaki, Method for fabricating a semiconductor device.
  16. Yamazaki,Shunpei; Teramoto,Satoshi; Koyama,Jun; Ogata,Yasushi; Hayakawa,Masahiko; Osame,Mitsuaki, Method for fabricating a semiconductor device.
  17. Shunpei Yamazaki JP; Satoshi Teramoto JP; Jun Koyama JP; Yasushi Ogata JP; Masahiko Hayakawa JP; Mitsuaki Osame JP, Method for fabricating a semiconductor device using a metal catalyst and high temperature crystallization.
  18. Yamazaki,Shunpei; Ohtani,Hisashi; Hamatani,Toshiji, Method of manufacturing a semiconductor device.
  19. Yamazaki, Shunpei; Ikeda, Takayuki; Fukunaga, Takeshi, Method of manufacturing a semiconductor device having thin film transistor and capacitor.
  20. Yamazaki Shunpei,JPX ; Teramoto Satoshi,JPX ; Koyama Jun,JPX ; Miyanaga Akiharu,JPX, Method of manufacturing semiconductor device.
  21. Yamazaki, Shunpei; Teramoto, Satoshi; Koyama, Jun; Ogata, Yasushi; Hayakawa, Masahiko; Osame, Mitsuaki; Ohtani, Hisashi; Hamatani, Toshiji, Semiconductor active region of TFTs having radial crystal grains through the whole area of the region.
  22. Murakami,Satoshi; Hirakata,Yoshiharu; Fujimoto,Etsuko; Yamazaki,Yu; Yamazaki,Shunpei, Semiconductor device.
  23. Yamazaki Shunpei,JPX ; Teramoto Satoshi,JPX ; Koyama Jun,JPX ; Ogata Yasushi,JPX ; Hayakawa Masahiko,JPX ; Osame Mitsuaki,JPX, Semiconductor device and fabrication method thereof.
  24. Yamazaki, Shunpei; Teramoto, Satoshi; Koyama, Jun; Ogata, Yasushi; Hayakawa, Masahiko; Osame, Mitsuaki, Semiconductor device and fabrication method thereof.
  25. Shunpei Yamazaki JP; Satoshi Teramoto JP; Jun Koyama JP; Yasushi Ogata JP; Masahiko Hayakawa JP; Mitsuaki Osame JP; Hisashi Ohtani JP; Toshiji Hamatani JP, Semiconductor device and its manufacturing method.
  26. Yamazaki, Shunpei; Teramoto, Satoshi; Koyama, Jun; Ogata, Yasushi; Hayakawa, Masahiko; Osame, Mitsuaki; Ohtani, Hisashi; Hamatani, Toshiji, Semiconductor device and its manufacturing method.
  27. Yamazaki, Shunpei; Teramoto, Satoshi; Koyama, Jun; Ogata, Yasushi; Hayakawa, Masahiko; Osame, Mitsuaki; Ohtani, Hisashi; Hamatani, Toshiji, Semiconductor device and its manufacturing method.
  28. Yamazaki,Shunpei; Teramoto,Satoshi; Koyama,Jun; Ogata,Yasushi; Hayakawa,Masahiko; Osame,Mitsuaki; Ohtani,Hisashi; Hamatani,Toshiji, Semiconductor device and its manufacturing method.
  29. Yamazaki, Shunpei; Suzuki, Yukie; Arai, Yasuyuki; Moriya, Yoshitaka; Ikeda, Kazuko; Tanada, Yoshifumi; Takahashi, Shuhei, Semiconductor device and manufacturing method thereof.
  30. Yamazaki, Shunpei; Teramoto, Satoshi; Koyama, Jun; Ogata, Yasushi; Hayakawa, Masahiko; Osame, Mitsuaki; Ohtani, Hisashi; Hamatani, Toshiji, Semiconductor device and method for fabricating the same.
  31. Yamazaki, Shunpei; Teramoto, Satoshi; Koyama, Jun; Ogata, Yasushi; Hayakawa, Masahiko; Osame, Mitsuaki; Ohtani, Hisashi; Hamatani, Toshiji, Semiconductor device and method for fabricating the same.
  32. Yamazaki,Shunpei; Teramoto,Satoshi; Koyama,Jun; Ogata,Yasushi; Hayakawa,Masahiko; Osame,Mitsuaki; Ohtani,Hisashi; Hamatani,Toshiji, Semiconductor device and method for fabricating the same.
  33. Yamazaki, Shunpei; Teramoto, Satoshi; Koyama, Jun; Ogata, Yasushi; Hayakawa, Masahiko; Osame, Mitsuaki; Ohtani, Hisashi; Hamatani, Toshiji, Semiconductor device and method of fabricating same.
  34. Yamazaki,Shunpei; Teramoto,Satoshi; Koyama,Jun; Ogata,Yasushi; Hayakawa,Masahiko; Osame,Mitsuaki; Ohtani,Hisashi; Hamatani,Toshiji, Semiconductor device and method of fabricating same.
  35. Hirakata, Yoshiharu; Goto, Yuugo; Kobayashi, Yuko; Yamazaki, Shunpei, Semiconductor device and method of fabricating the same.
  36. Hirakata, Yoshiharu; Goto, Yuugo; Kobayashi, Yuko; Yamazaki, Shunpei, Semiconductor device and method of fabricating the same.
  37. Hirakata, Yoshiharu; Goto, Yuugo; Kobayashi, Yuko; Yamazaki, Shunpei, Semiconductor device and method of fabricating the same.
  38. Hirakata, Yoshiharu; Goto, Yuugo; Kobayashi, Yuko; Yamazaki, Shunpei, Semiconductor device and method of fabricating the same.
  39. Hirakata, Yoshiharu; Goto, Yuugo; Kobayashi, Yuko; Yamazaki, Shunpei, Semiconductor device and method of fabricating the same.
  40. Hirakata, Yoshiharu; Goto, Yuugo; Kobayashi, Yuko; Yamazaki, Shunpei, Semiconductor device and method of fabricating the same.
  41. Hirakata,Yoshiharu; Goto,Yuugo; Kobayashi,Yuko; Yamazaki,Shunpei, Semiconductor device and method of fabricating the same.
  42. Yamazaki,Shunpei; Teramoto,Satoshi; Koyama,Jun; Ogata,Yasushi; Hayakawa,Masahiko; Osame,Mitsuaki; Ohtani,Hisashi; Hamatani,Toshiji, Semiconductor device having a crystalline semiconductor film.
  43. Karsten Wieczorek DE; Frederick N. Hause ; Manfred Horstmann DE, Transistor having a peripherally increased gate insulation thickness and a method of fabricating the same.
  44. Hisashi Ohtani JP, Transistor with variable channel width.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로