$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Method for configuring circuits over a data communications link 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • G06F-017/50
출원번호 US-0805378 (1997-02-24)
발명자 / 주소
  • Lawman Gary R.
  • Linoff Joseph D.
  • Wells Robert W.
출원인 / 주소
  • Xilinx, Inc.
대리인 / 주소
    Cartier
인용정보 피인용 횟수 : 112  인용 특허 : 17

초록

A method of specifying design parameters is provided for configuring circuits for programmable ICs. A design database describing a circuit is displayed in table-based format on a computer screen display. The design database may include a memory map including data to be placed in bit-storage space in

대표청구항

[ What is claimed is:] [1.] A method for off loading work from a computer while generating a netlist representing a circuit for a programmable IC, said netlist being compiled from a design file in accordance with parameters selected by a user, said design file comprising a parameter selection, the m

이 특허에 인용된 특허 (17)

  1. Cohen Ariel (Zichron-Yaacov ILX) Holland William G. (Cary NC) Logan Joseph F. (Raleigh NC) Parash Avi (Ramat-Yishay ILX), Add-in board with enable-disable expansion ROM for PCI bus computers.
  2. Sample Stephen P. (Mountain View CA) D\Amour Michael R. (Los Altos Hills CA) Payne Thomas S. (Union City CA), Apparatus for emulation of electronic hardware system.
  3. Bair Owen S. ; Carbonara Matthew R., Automated generation of megacells in an integrated circuit design system.
  4. Robinson Mark T. (Carlsbad CA) Gardner Steven H. (San Diego CA) Wong Matt (San Diego CA) Kasmir Seton P. (San Diego CA) Balachandran Kumar (San Diego CA) Graham Sue (Encinitas CA) Schjelderup Gail (P, Cellular digtial packet data mobile data base station.
  5. Casselman Steven M., Computer network of distributed virtual computers which are EAC reconfigurable in response to instruction to be executed.
  6. Halverson ; Jr. Richard P. (Honolulu HI) Lew Art Y. (Honolulu HI), Computer system and method using functional memory.
  7. Lawman Gary R. (San Jose CA) Wells Robert W. (Cupertino CA), Concurrent electronic circuit design and implementation.
  8. Baxter Glenn A., Configuration emulation of a programmable logic device.
  9. Morley Richard E. (Mason NH), Digital input/output system and method.
  10. Norris David (Portland OR), Dynamic network configuration.
  11. Casselman Steven Mark (Reseda CA), FPGA virtual computer for executing a sequence of program instructions by successively reconfiguring a group of FPGA in.
  12. Shaw Venson M. ; Shaw Steven M., Integrated circuit system for direct document execution.
  13. Rubin Steven M. (Portola Valley CA), Integrated electric design system with automatic constraint satisfaction.
  14. Deming Andrew S. ; Gardner Daniel T. ; Larsen James S. ; Leigh Bertrand, Method and apparatus for in-system programming of a programmable logic device using a two-wire interface.
  15. Duncan Robert G. (Castroville CA), Method for entering state flow diagrams using schematic editor programs.
  16. Taylor Brad (Oakland CA) Dowling Robert (Albany CA), System for compiling algorithmic language source code for implementation in programmable hardware.
  17. Agarwal Anant ; Babb Jonathan ; Tessier Russell, Virtual interconnections for reconfigurable logic systems.

이 특허를 인용한 특허 (112)

  1. Mar, Monte, Apparatus and method for programmable power management in a programmable analog circuit block.
  2. Anderson, Howard C.; Bersch, Danny Austin; Macbeth, Ian Craig; Schene, Christopher Robin; Streit, Timothy James, Apparatus for programming a programmable device, and method.
  3. Moore,Michael T.; Lie,James, Architecture for efficient implementation of serial data communication functions on a programmable logic device (PLD).
  4. Suttile,Edward J.; Croke,Charles; Morrison,James P.; Vo,Ryan T.; Jones,Peter F.; Spano,Mary R.; Mills,Edward Arthur, Automated manufacturing system and method for processing photomasks.
  5. Suttile,Edward J.; Croke,Charles; Morrison,James P.; Vo,Ryan T.; Jones,Peter F.; Spano,Mary R.; Mills,Edward Arthur, Automated manufacturing system and method for processing photomasks.
  6. Liu, Louis, Automatic integrated circuit design kit qualification service provided through the internet.
  7. Sullam, Bert; Kutz, Harold; Mar, Monte; Thiagaragen, Eashwar; Williams, Timothy; Wright, David G., Autonomous control in a programmable system.
  8. Frank, Elof; Braune, Bernd; Knapp, David; Fernandes, Pradeep; Schmidt, Hans-Joachim, Behavioral-synthesis electronic design automation tool business-to-business application service provider.
  9. Roe, Steve; Nemecek, Craig, Breakpoint control in an in-circuit emulation system.
  10. Wright, David G.; Williams, Timothy J., Circuit and method for improving the accuracy of a crystal-less oscillator having dual-frequency modes.
  11. Synder, Warren; Sullam, Bert, Clock driven dynamic datapath chaining.
  12. Nemecek, Craig, Conditional branching in an in-circuit emulation system.
  13. Best, Andrew; Ogami, Kenneth; Zhaksilikov, Marat, Configuration of programmable IC design elements.
  14. Petunin, Vladimir V.; Pfeil, Charles L.; Starkov, Alexander N.; Natarajan, Venkat; Smith, Edwin Franklin, Distributed autorouting of conductive paths.
  15. Petunin,Vladimir V.; Pfeil,Charles L.; Starkov,Alexander N.; Natarajan,Venkat; Smith,Edwin Franklin, Distributed autorouting of conductive paths in printed circuit boards.
  16. Sangem, Venkanna; Mandavilli, Srinivas; Akella, Chandra Sekhar, Distributed electronic design automation architecture.
  17. Mankin, Richard; Potts, Henry; Tera, Reddy, Distributed electronic design automation environment.
  18. Synder, Warren; Sullam, Bert, Dynamically configurable and re-configurable data path.
  19. Duboc, Jean Francois; Oddoart, Romain, Enhanced programmable core model with integrated graphical debugging functionality.
  20. Lewis, David; Betz, Vaughn, Error correction for programmable logic integrated circuits.
  21. Lewis,David; Betz,Vaughn, Error correction for programmable logic integrated circuits.
  22. Ngo, Ninh D.; Lee, Andy L.; Veenstra, Kerry, Error detection on programmable logic resources.
  23. Ngo, Ninh D.; Lee, Andy L.; Veenstra, Kerry, Error detection on programmable logic resources.
  24. Ngo,Ninh D.; Lee,Andy L.; Veenstra,Kerry, Error detection on programmable logic resources.
  25. Nemecek, Craig; Roe, Steve, External interface for event architecture.
  26. Pleis, Matthew A.; Ogami, Kenneth Y.; Zhaksilikov, Marat, Graphical user interface for dynamically reconfiguring a programmable device.
  27. Anderson, Doug, Graphical user interface with user-selectable list-box.
  28. Molson,Philippe; San,Tony, Hardware opencore evaluation.
  29. Nemecek, Craig; Roe, Steve, In-circuit emulator and pod synchronized boot.
  30. Seguine, Dennis R., Input/output multiplexer bus.
  31. Sequine, Dennis R., Input/output multiplexer bus.
  32. Kong,Raymond, Integrated circuit signal routing using resource cost assignment and costing data.
  33. Petunin, Vladimir V., Integrating multiple electronic design applications.
  34. Molson, Philippe; San, Tony, Interleaver-deinterleaver megacore.
  35. Schlacter,Guy R, Logic generation for multiple memory functions.
  36. Gregory Djaja ; James W. Nicholes ; Douglas D. Smith ; David William Knebelsberger ; Gary Wayne Hancock, Memory compiler interface and methodology.
  37. Weber, Wolf-Dietrich; Wingard, Drew E.; Hamilton, Stephen W.; Seigneret, Frank, Method and apparatus for a configurable protection architecture for on-chip systems.
  38. Chou,Chien Chun; Tomlinson,Jay Scott; Weber,Wolf Dietrich; Wingard,Drew Eric; Kasetti,Sricharan, Method and apparatus for configurable address mapping and protection architecture and hardware for on-chip systems.
  39. Delon Levi ; Steven A. Guccione, Method and apparatus for evolving a plurality of versions of a configuration bitstream in parallel.
  40. Delon Levi ; Steven A. Guccione, Method and apparatus for evolving configuration bitstreams.
  41. Langhammer, Martin, Method and apparatus for protecting designs in SRAM-based programmable logic devices and the like.
  42. Molson, Philippe; San, Tony, Method and apparatus for providing protected intellectual property.
  43. Molson, Philippe; San, Tony, Method and apparatus for providing protected intellectual property.
  44. Levi, Delon; Guccione, Steven A., Method and apparatus for relocating elements in an evolvable configuration bitstream.
  45. Delon Levi ; Steven A. Guccione, Method and apparatus for remotely evolving configuration bitstreams.
  46. Delon Levi ; Steven A. Guccione, Method and apparatus for testing evolvable configuration bitstreams.
  47. Berstis, Viktors; Van Leeuwen, George Willard; Pritko, Steven Michael; Shaheen, Amal Ahmed, Method and system for verifying control accesses between a device on a non-proprietary bus and a device on a proprietary bus.
  48. Lawman Gary R. ; Linoff Joseph D. ; Wells Robert W., Method for configuring circuits over a data communications link.
  49. Perrin, Jon; Seguine, Dennis, Method for parameterizing a user module.
  50. Razmik Ahanessians ; Marcel A. LeBlanc, Method of generating customized megafunctions.
  51. Dole, Harry, Methodology server based integrated circuit design.
  52. Weber, Wolf-Dietrich; Wingard, Drew A; Hamilton, Stephen W; Seigneret, Frank, Methods and apparatus for a configurable protection architecture for on-chip systems.
  53. Snyder, Warren S.; Mar, Monte, Microcontroller programmable system on a chip.
  54. Snyder, Warren S.; Mar, Monte, Microcontroller programmable system on a chip.
  55. Snyder, Warren S.; Mar, Monte, Microcontroller programmable system on a chip.
  56. Snyder, Warren, Microcontroller programmable system on a chip with programmable interconnect.
  57. Snyder, Warren S, Microcontroller programmable system on a chip with programmable interconnect.
  58. McDonald, John; Pearson, Jon; Ogami, Kenneth; Anderson, Doug, Model for a hardware device-independent method of defining embedded firmware for programmable systems.
  59. Jacobson,Neil G., Network based diagnostic system and method for programmable hardware.
  60. Jacobson,Neil G., Network based diagnostic system and method for software reconfigurable systems.
  61. Schepp, Jeffry S.; Gentry, Jan E.; Cogdell, Thomas T., Network-based photomask data entry interface and instruction generator for manufacturing photomasks.
  62. Schepp, Jeffry S.; Gentry, Jan E.; Cogdell, Thomas T., Network-based photomask data entry interface and instruction generator for manufacturing photomasks.
  63. Schepp,Jeffry S.; Gentry,Jan E.; Cogdell,Thomas T., Network-based photomask data entry interface and instruction generator for manufacturing photomasks.
  64. Kutz, Harold, Numerical band gap.
  65. Snyder, Warren S.; Mar, Monte, PSOC architecture.
  66. Snyder, Warren; Mar, Monte, PSOC architecture.
  67. Snyder, Warren S.; Mar, Monte, PSoC architecture.
  68. Snyder, Warren S.; Mar, Monte, PSoC architecture.
  69. Pfeil, Charles; Smith, Edwin Franklin, Parallel electronic design automation: distributed simultaneous editing.
  70. Pfeil, Charles; Smith, Edwin Franklin; Petunin, Vladimir; Potts, Henry; Natarajan, Venkat, Parallel electronic design automation: shared simultaneous editing.
  71. Ogami, Kenneth Y., Power management architecture, method and configuration system.
  72. Ogami, Kenneth Y., Power management architecture, method and configuration system.
  73. Snyder, Warren, Programmable microcontroller architecture.
  74. Snyder, Warren; Mar, Monte, Programmable microcontroller architecture(mixed analog/digital).
  75. Snyder, Warren; Mar, Monte, Programmable microcontroller architecture(mixed analog/digital).
  76. Thiagarajan, Eashwar; Sivadasan, Mohandas Palatholmana; Rohilla, Gajender; Kutz, Harold; Mar, Monte, Programmable sigma-delta analog-to-digital converter.
  77. Petunin, Vladimir V.; Pfeil, Charles L., Protection boundaries in a parallel printed circuit board design environment.
  78. Snyder, Warren; Maheshwari, Dinesh; Ogami, Kenneth; Hastings, Mark, Providing hardware independence to automate code generation of processing device firmware.
  79. Pleis, Matthew A.; Sullam, Bert; Lesher, Todd, Reconfigurable testing system and method.
  80. Ashley, Carl L.; Choukalos, Charles N.; Tetreault, Scott A., Remote IP simulation modeling.
  81. Petunin, Vladimir V.; Pfeil, Charles L.; Potts, Henry; Shikalov, Vladimir B., Reservation of design elements in a parallel printed circuit board design environment.
  82. McClannahan, Gary; Nordman, John Emery; Senst, Scott Thomas; Shaffer, John; Youngman, Todd Jason, Reusable configuration tool.
  83. Croke, Charles E.; Suttile, Edward J.; Cahalane, Daniel J.; Ridgway, Nick, Rule based system and method for automatically generating photomask orders by conditioning information from a customer's computer system.
  84. Langhammer, Martin; Schleicher, II, James G., Security core using soft key.
  85. Nemecek, Craig, Sleep and stall in an in-circuit emulation system.
  86. Ogami, Kenneth; Best, Andrew; Zhaksilikov, Marat, System and method for controlling a target device.
  87. Brathwaite, Nicholas E.; Bommakanti, Ram Gopal; Ganapathy, Visvanathan; Burns, Paul N.; Maddox, Douglas Edward; Durkan, Michael Anthony, System and method for design, procurement and manufacturing collaboration.
  88. Brathwaite, Nicholas E.; Bommakanti, Ram Gopal; Ganapathy, Visvanathan; Burns, Paul N.; Maddox, Douglas Edward; Durkan, Michael Anthony, System and method for design, procurement and manufacturing collaboration.
  89. Brathwaite, Nicholas E.; Bommakanti, Ram Gopal; Ganapathy, Visvanathan; Burns, Paul N.; Maddox, Douglas Edward; Durkan, Michael Anthony, System and method for design, procurement and manufacturing collaboration.
  90. Brathwaite,Nicholas E.; Bommakanti,Ram Gopal; Ganapathy,Visvanathan; Burns,Paul N.; Maddox,Douglas Edward; Durkan,Michael Anthony, System and method for design, procurement and manufacturing collaboration.
  91. Anderson, Douglas H.; Ogami, Kenneth Y., System and method for dynamically generating a configuration datasheet.
  92. Ogami, Kenneth Y.; Hood, Frederick R., System and method for performing next placements and pruning of disallowed placements for programming an integrated circuit.
  93. Ogami, Kenneth Y.; Hood, III, Frederick R., System and method for performing next placements and pruning of disallowed placements for programming an integrated circuit.
  94. Pang, Linyong; Chang, Fang Cheng, System and method for providing defect printability analysis of photolithographic masks with job-based automation.
  95. Pang,Linyong; Chang,Fang Cheng, System and method for providing defect printability analysis of photolithographic masks with job-based automation.
  96. Chigusa,Shunsuke, System and method of agent self-repair within an intelligent agent system.
  97. Chigusa, Shunsuke, System and method of intelligent agent identification for vehicle diagnostics.
  98. Chigusa, Shunsuke, System and method of intelligent agent management using an agent interface for use in vehicle diagnostics.
  99. Chigusa, Shunsuke, System and method of intelligent agent management using an overseer agent for use in vehicle diagnostics.
  100. Fernandez, Dennis S.; Hu, Irene Y., System design rights management.
  101. Sullam, Bert; Snyder, Warren; Mohammed, Haneef, System level interconnect with programmable switching.
  102. Sullam, Bert; Snyder, Warren; Mohammed, Haneef, System level interconnect with programmable switching.
  103. Owen, Daniel L.; Kusnic, Michael W., System, method and computer program product for a collaborative decision platform.
  104. Owen, Daniel L.; Kusnic, Michael W., System, method and computer program product for a collaborative decision platform.
  105. Owen, Daniel L.; Kusnic, Michael W., System, method and computer program product for a collaborative decision platform.
  106. Ogami, Kenneth Y.; Anderson, Doug; Pleis, Matthew; Hood, III, Frederick Redding, Techniques for generating microcontroller configuration information.
  107. Ogami, Kenneth Y.; Anderson, Doug; Pleis, Matthew; Hood, Rick, Techniques for generating microcontroller configuration information.
  108. Beard, Paul; Woodings, Ryan Winfield, Touch wake for electronic devices.
  109. Snyder, Warren; Sullam, Bert; Mohammed, Haneef, Universal digital block interconnection and channel routing.
  110. Pang,Linyong; Howard,Daniel William, User interface for a networked-based mask defect printability analysis system.
  111. Bartz, Manfred; Zhaksilikov, Marat; Anderson, Doug, User interface for efficiently browsing an electronic document using data-driven tabs.
  112. Sivadasan, Mohandas Palatholmana; Rohilla, Gajendar, Voltage controlled oscillator delay cell and method.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로