초록 ▼

A method of manufacturing a semiconductor device with multiple dual damascene structures that maintains the maximum density. A first dual damascene structure having a first via and a first trench is formed in a first interlayer dielectric and a first etch stop layer formed on the planarized surface

A method of manufacturing a semiconductor device with multiple dual damascene structures that maintains the maximum density. A first dual damascene structure having a first via and a first trench is formed in a first interlayer dielectric and a first etch stop layer formed on the planarized surface of the first interlayer dielectric. Two layers of interlayer dielectric separated by a second etch stop layer is formed on the surface of the first etch stop layer. A third etch stop layer is formed on the upper layer of interlayer dielectric and a first photoresist layer formed on the third etch stop layer. The photoresist layer is etched having a dimension coinciding with a width dimension of the first via. The third etch stop layer is selectively etched and the first photoresist layer removed and replaced by a second photoresist layer. The second photoresist layer is etched having a dimension coinciding with a width dimension of the first trench. The two layers of interlayer dielectric and the first, second and third etch stop layers are etched to form a second dual damascene structure having a second via and a second trench having the same dimensions as the first dual damascene structure.

대표청구항 ▼

[ What is claimed is:] [1.] A method of manufacturing a semiconductor device, the method comprising:forming a first layer of interlayer dielectric on a surface of a semiconductor substrate that contains active semiconductor devices;forming a first via having a width W.sub.1 in the first layer of int

[ What is claimed is:] [1.] A method of manufacturing a semiconductor device, the method comprising:forming a first layer of interlayer dielectric on a surface of a semiconductor substrate that contains active semiconductor devices;forming a first via having a width W.sub.1 in the first layer of interlayer dielectric;forming a first trench having a width W.sub.2 in the first layer of interlayer dielectric wherein the first via and the first trench form a first dual damnascene structure;planarizing a surface of the first layer of interlayer dielectric and forming a first etch stop layer on the planarized surface of the first layer of interlayer dielectric;forming a second layer of interlayer dielectric on a surface of the first etch stop layer;planarizing a surface of the second layer of interlayer dielectric and forming a second etch stop layer on the planarized surface of the second layer of interlayer dielectric;forming a third layer of interlayer dielectric on a surface of the second etch stop layer;planarizing a surface of the third layer of interlayer dielectric and forming a third etch stop layer on the planarized surface of the third interlayer dielectric;forming a first layer of photoresist on a surface of the third etch stop layer and etching the first layer of photoresist with a pattern having a width dimension of W.sub.1 ;selectively etching a portion of the third etch stop layer exposed by the step of etching the first layer of photoresist, wherein the portion of the third etch stop layer is etched down to the planarized surface of the third layer of interlayer dielectric;removing the first layer of photoresist and forming a second layer of photoresist on the semiconductor device and etching the second layer of photoresist with a pattern having a width dimension of W.sub.2 exposing a portion of the third etch stop layer and a portion of the third layer of interlayer dielectric;selectively etching the portion of the third layer of interlayer dielectric down to the second etch stop layer, wherein a portion of the second etch stop layer is exposed;selectively etching the exposed portion of the second etch stop layer down to the second layer of interlayer dielectric, wherein a portion of the second layer of interlayer dielectric is exposed;selectively etching the portion of the second layer of interlayer dielectric down to the first etch stop layer, wherein a portion of the first etch stop layer is exposed; andselectively etching the exposed portion of the first etch stop layer, selectively etching the exposed portion of the second etch stop layer and selectively etching the exposed portion of the third etch stop layer.