$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Method of separating films from bulk substrates by plasma immersion ion implantation 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • H01L-021/265
  • H01L-021/324
출원번호 US-0915132 (1997-08-20)
발명자 / 주소
  • Cheung Nathan W.
  • Lu Xiang
  • Hu Chenming
출원인 / 주소
  • The Regents of the University of California
대리인 / 주소
    Townsend and Townsend and Crew LLP
인용정보 피인용 횟수 : 80  인용 특허 : 72

초록

A technique for fabricating substrates such as a silicon-on-insulator substrate using a plasma immersion ion implantation ("PIII") system 10. The technique includes a method, which has a step of providing a substrate 2100. Ions are implanted 2109 into a surface of the substrate to a first desired de

대표청구항

[ What is claimed is:] [1.] A method for fabricating substrates, said method comprising:providing a substrate;placing the substrate in a plasma atmosphere thereby uniformly implanting ions into a surface of said substrate to a first desired depth to provide a first distribution of said ions using pl

이 특허에 인용된 특허 (72)

  1. Thomas ; III John H. (Holland PA) Singh Bawa (Voorhees NJ), Apparatus and method for determining power in plasma processing.
  2. Pankove ; Jacques I., Apparatus and method for maskless ion implantation.
  3. Ovshinsky Stanford R. (Bloomfield Hills MI) Ovshinsky Herbert (Oak Park MI) Young Rosa (Troy MI), Apparatus for deposition of thin-film, solid state batteries.
  4. Fournier Eugene (Garden City MI), Apparatus for microwave glow discharge deposition.
  5. Wallis ; George, Application of field-assisted bonding to the mass production of silicon type pressure transducers.
  6. Sopori Bhushan L. (Denver CO), Back-side hydrogenation technique for defect passivation in silicon solar cells.
  7. Auton John P. (Huntingdon GB2), Blade shields.
  8. Parrillo Louis C. (Austin TX) Cosentino Stephen J. (Mesa AZ) Bergami Bridgette A. (Mesa AZ), CMOS process.
  9. Gorinas Guy (Annecy FR), Device for the rapid depositing of oxides in thin layers which adhere well to plastic supports.
  10. Moslehi Mehrdad M. (Dallas TX) Huang Steve S. (Dallas TX), Distributed ECR remote plasma processing and apparatus.
  11. Dandl Raphael A. (San Marcos CA), Electron cyclotron resonance plasma source.
  12. Dandl Raphael A. (San Marcos CA), Electron cyclotron resonance plasma source and method of operation.
  13. Bonser Douglas J. (Austin TX), Endpoint detection utilizing ultraviolet mass spectrometry.
  14. Phillips Richard J. (Billerica MA) Glicksman Leon R. (Lynnfield MA) Larson Ralph (Bolton MA), Forced-convection, liquid-cooled, microchannel heat sinks.
  15. White Gerald W. (5835 Elm Lawn St. Dallas TX 75228), Gasless ion plating.
  16. White Gerald W. (Dallas TX) Volkers Jack C. (Elgin IL), Gasless ion plating process and apparatus.
  17. Pease Roger F. (Stanford CA) Tuckerman David B. (Stanford CA) Swanson Richard M. (Los Altos CA), Heat sink and method of attaching heat sink to a semiconductor integrated circuit and the like.
  18. Ellenberger Charles E. (Elko NV) Bower George L. (Elko NV) Snow William R. (Sunnyvale CA), Independently variably controlled pulsed R.F. plasma chemical vapor processing.
  19. Benzing Jeffrey C. (Saratoga CA) Broadbent Eliot K. (San Jose CA) Rough J. Kirkwood H. (San Jose CA), Induction plasma source.
  20. King ; William J., Ion beam implantation-sputtering.
  21. Kanai Norio (Chofu JPX), Ion implanter.
  22. Cann Gordon L. (P.O. Box 279 Laguna Beach CA 92652), Magnetoplasmadynamic apparatus and process for the separation and deposition of materials.
  23. Rouse George V. (Indialantic FL) Reinecke Paul S. (Indialantic FL) McLachlan Craig J. (Melbourne Beach FL), Manufacturing ultra-thin wafer using a handle wafer.
  24. Conrad John R. (Madison WI), Method and apparatus for plasma source ion implantation.
  25. Ogle John S. (Milpitas CA), Method and apparatus for producing magnetically-coupled planar plasma.
  26. Pankove Jacques I. (Boulder CO), Method and apparatus for semiconductor circuit chip cooling.
  27. Berg ; Joseph E. ; Brown ; Jr. ; Randolph E., Method for depositing film on a substrate.
  28. Sarma Kalluri R. (Mesa AZ), Method for fabricating high mobility thin film transistors as integrated drivers for active matrix display.
  29. Aronowitz Sheldon (San Jose CA) Hart Courtney L. (Los Gatos CA), Method for forming isolated semiconductor structures.
  30. Li Chou H. (379 Elm Dr. Roslyn NY 11576), Method for making solid state device utilizing ion implantation techniques.
  31. Kamijo Hiroyuki (Yokohama JPX) Mikata Yuuichi (Kawasaki JPX), Method for manufacturing a semiconductor device and suppressing the generation of bulk microdefects near the substrate s.
  32. Bruel Michel (Veurey FRX), Method for placing semiconductive plates on a support.
  33. Hubler Graham K. (Alexandria VA) Donovan Edward P. (Annandale VA) Van Vechten Deborah (Baltimore MD), Method for producing substoichiometric silicon nitride of preselected proportions.
  34. Mizuno Bunji (Ikoma JPX) Kubota Masafumi (Osaka JPX), Method for removing impurities existing in semiconductor substrate.
  35. White Gerald W. (Dallas TX), Method for resisting galling.
  36. Kaufmann Helmut (Triesen LIX), Method of depositing hard wear-resistant coatings on substrates.
  37. Brown Dale M. (Schenectady NY), Method of making integrated circuits.
  38. Brown Dale M. (Schenectady NY) Vosburgh Kirby G. (Schenectady NY), Method of making integrated circuits utilizing ion implantation and selective epitaxial growth.
  39. Li Jianming (Beijing CNX), Method of making silicon material with enhanced surface mobility by hydrogen ion implantation.
  40. Dandl Raphael A. (San Marcos CA), Method of operation of electron cyclotron resonance plasma source.
  41. Chen Ching-Hwa (Milpitas CA) Liu David (San Jose CA) Tran Duc (Saratoga CA), Method of treating an article with a plasma apparatus in which a uniform electric field is induced by a dielectric windo.
  42. Houchin Ryuzoh (Osaka) Suzuki Naoki (Osaka JPX), Microwave plasma processor.
  43. Suzuki Yasuhiro (Fuchu JPX) Mori Sumio (Fuchu JPX) Fujiyama Eiji (Fuchu JPX) Sasaki Masami (Fuchu JPX), Microwave plasma treatment apparatus.
  44. Moslehi Mehrdad M. (Dallas TX), Multi-zone plasma processing method and apparatus.
  45. Rough J. Kirkwood H. (264 S. 14th St. San Jose CA 95112) Rose Peter W. (1000 Almanor Ave. Menlo Park CA 94025), Multiple electrode plasma reactor power distribution system.
  46. Jackson Thomas M. (Bishops Stortford GB2) Heinecke Rudolf A. H. (Harlow GB2) Ojha Sureshchandra M. (Harlow GB2), Optical fibre manufacture.
  47. Ohkuni Mitsuhiro (Osaka JPX) Kubota Masafumi (Osaka JPX) Nomura Noboru (Kyoto JPX) Nakayama Ichiro (Osaka JPX) Tamaki Tokuhiko (Osaka JPX), Plasma generating apparatus.
  48. Johnson Wayne L. (12019 S. Appaloosa Dr. Phoenix AZ 85044), Plasma generating apparatus employing capacitive shielding and process for using such apparatus.
  49. Popov Oleg A. (Franklin MA), Plasma generation in electron cyclotron resonance.
  50. Weiss Armin K. (Rochester NY) Clarke John R. (Rochester NY), Plasma plating.
  51. Imahashi Issei (Yamanashi JPX) Ishii Nobuo (Yamanashi JPX), Plasma processing apparatus.
  52. Minato Mitsuaki (Kanagawa JPX) Matsushita Atsushi (Kanagawa JPX) Omori Shinichi (Kanagawa JPX) Kanamori Jun (Tokyo JPX), Plasma processing apparatus.
  53. Horiike Yasuhiro (Hiroshima JPX) Fukasawa Takayuki (Yamanashi JPX), Plasma treatment apparatus.
  54. Barna Gabriel G. (Richardson TX) Ratliff Charles (Richardson TX), Process and apparatus for detecting aberrations in production process operations.
  55. Dolins Steven B. (Dallas TX) Srivastava Aditya (Richardson TX) Flinchbaugh Bruce E. (Dallas TX) Gunturi Sarma S. (Richardson TX) Lassiter Thomas W. (Garland TX) Love Robert L. (McKinney TX), Process and apparatus for detecting aberrations in production process operations.
  56. Bruel Michel (Veurey FRX) Soubie Alain (St. Egreve FRX) Spinelli Philippe (La Tronche FRX), Process and apparatus for implanting particles in a solid.
  57. Bruel, Michel, Process and apparatus for obtaining beams of particles with a spatially modulated density.
  58. Otto Jrgen (Mainz DEX), Process and apparatus for plasma CVD coating or plasma treating substrates.
  59. Bruel Michel (Veurey FRX) Spinelli Philippe (La Tronche FRX), Process for doping semiconductors.
  60. Bruel Michel (Veurey-Voroize FRX) Floccari Michel (Grenoble FRX), Process for doping semiconductors.
  61. Bruel Michel (Veurey FRX) du Port de Poncharra Jean (St. Martin-Le-Vinoux FRX), Process for producing an insulating layer buried in a semiconductor substrate by ion implantation.
  62. Bruel Michel (Veurey FRX), Process for the production of a relief structure on a semiconductor material support.
  63. Bruel Michel (Veurey FRX), Process for the production of thin semiconductor material films.
  64. Speri Roger (Conflans Sainte Honorine FRX), Process for thermochemical treatments of metals by ionic bombardment.
  65. Boulos Maher (Sherbrooke CAX) Jurewicz Jerzy (Sherbrooke CAX), Process of depositing particulate material on a substrate.
  66. Wittkower Andrew B. (Rockport MA), Simox materials through energy variation.
  67. Drews Klaus (Halstenbek DT) Krumme Jens-Peter (Hamburg DT), Substrate holder for etching thin films.
  68. Heinecke Rudolf A. H. (Harlow GBX) Ojha Suresh M. (Harlow GBX) Llewellyn Ian P. (Harlow GBX), Surface treatment of plastics material.
  69. Chan Chung (8 Pontiac Rd. Newton MA 02168), System for the plasma treatment of large area substrates.
  70. Bruel Michel (Veurey FRX) Escaron Jean (Sassenage FRX) Labartino Joseph (Voreppe FRX), Target holder with mechanical scanning.
  71. Altoz Frank E. (Baltimore MD) Porter Richard F. (Millersville MD), Thermal switch.
  72. Ecer Gunes M. (Irvine CA) Wood Susan (Pittsburgh PA) Schreurs Jan J. (Plum Boro PA), Wear resistant steel articles with carbon, oxygen and nitrogen implanted in the surface thereof.

이 특허를 인용한 특허 (80)

  1. Tischler, Michael A.; Kuech, Thomas F.; Vaudo, Robert P., Bulk single crystal gallium nitride and method of making same.
  2. Yeo, Yee-Chia; Hu, Chenming, Capacitor that includes high permittivity capacitor dielectric.
  3. Henley Francois J. ; Cheung Nathan, Clustertool system software using plasma immersion ion implantation.
  4. Henley, Francois J.; Cheung, Nathan W., Controlled process and resulting device.
  5. Henley, Francois J.; Cheung, Nathan W., Controlled process and resulting device.
  6. Henley, Francois J.; Cheung, Nathan W., Controlled process and resulting device.
  7. Henley,Francois J.; Cheung,Nathan W., Controlled process and resulting device.
  8. Yoshiki Nishibayashi JP; Takashi Matsuura JP; Takahiro Imai JP, Diamond interconnection substrate and a manufacturing method therefor.
  9. Zaidi, Sohail H., Dielectric barrier discharge plasma generator.
  10. Vaudo, Robert P.; Flynn, Jeffrey S.; Brandes, George R.; Redwing, Joan M.; Tischler, Michael A., III-V nitride substrate boule and method of making and using the same.
  11. Bryan, Michael A., Layer materials and planar optical devices.
  12. Henley, Francois J., Layer transfer of films utilizing controlled propagation.
  13. Henley, Francois J., Layer transfer of films utilizing controlled shear region.
  14. Faris,Sadeg M., MEMS and method of manufacturing MEMS.
  15. Momo, Junpei; Nei, Kosei; Honda, Hiroaki; Koyama, Masaki; Shimomura, Akihisa, Manufacturing method of semiconductor substrate and semiconductor device.
  16. Gonzalez, Fernando, Memory cell capacitors having an over/under configuration.
  17. Gonzalez, Fernando, Memory cell capacitors having an over/under configuration.
  18. Gonzalez, Fernando, Memory cell capacitors having an over/under configuration.
  19. Gonzalez,Fernando, Memory cells having an access transistor with a source/drain region coupled to a capacitor through an extension.
  20. Henley, Francois J., Method and structure for fabricating solar cells using a thick layer transfer process.
  21. Henley, Francois J.; Lamm, Albert; Adibi, Babak, Method and structure for thick layer transfer using a linear accelerator.
  22. Ohnuma, Hideto; Yamazaki, Shunpei, Method for manufacturing SOI substrate.
  23. Ohnuma, Hideto; Yamazaki, Shunpei, Method for manufacturing SOI substrate using cluster ion.
  24. Maurice,Thibaut; Nguyen,Phuong; Guiot,Eric, Method for manufacturing a compound material wafer.
  25. Chan Chung, Method for non mass selected ion implant profile control.
  26. Chan, Chung, Method for non mass selected ion implant profile control.
  27. Nakano, Masatake; Yokokawa, Isao; Mitani, Kiyoshi, Method for producing bonded wafer and bonded wafer.
  28. Yamazaki, Shunpei; Ohtani, Hisashi, Method of fabricating a semiconductor device.
  29. Yamazaki, Shunpei; Ohtani, Hisashi, Method of fabricating a semiconductor device.
  30. Yamazaki, Shunpei; Ohtani, Hisashi, Method of fabricating a semiconductor device.
  31. Yamazaki, Shunpei; Ohtani, Hisashi, Method of fabricating a semiconductor device.
  32. Yamazaki, Shunpei; Ohtani, Hisashi, Method of fabricating a semiconductor device.
  33. Yamazaki, Shunpei; Ohtani, Hisashi, Method of fabricating a semiconductor device.
  34. Faris,Sadeg M., Method of fabricating multi layer devices on buried oxide layer substrates.
  35. Yeo,Yee Chia; Hu,Chenming, Method of forming a capacitor that includes forming a bottom electrode in a strained silicon layer.
  36. Torvik,John Targe, Method of making a hybrid substrate having a thin silicon carbide membrane layer.
  37. Yamazaki, Shunpei, Method of manufacturing a semiconductor device.
  38. Yamazaki, Shunpei, Method of manufacturing a semiconductor device.
  39. Yamazaki, Shunpei, Method of manufacturing a semiconductor device.
  40. Yamazaki, Shunpei, Method of manufacturing a semiconductor device.
  41. Yamazaki, Shunpei, Method of manufacturing a semiconductor device.
  42. Yamazaki, Shunpei, Method of manufacturing a semiconductor device having a gate electrode formed over a silicon oxide insulating layer.
  43. Yamazaki, Shunpei, Method of manufacturing a semiconductor device including thermal oxidation to form an insulating film.
  44. Yamazaki, Shunpei, Method of manufacturing semiconductor device having island-like single crystal semiconductor layer.
  45. Yamazaki, Yasushi; Hirabayashi, Yukiya, Method of manufacturing semiconductor substrate, semiconductor substrate, electro-optical apparatus and electronic equipment.
  46. Park, Jongkook; Sercel, Jeffrey P.; Sercel, Patrick J., Method of separating layers of material.
  47. Park,Jongkook; Sercel,Jeffrey P.; Sercel,Patrick J., Method of separating layers of material.
  48. Park,Jongkook; Sercel,Jeffrey P.; Sercel,Patrick J., Method of separating layers of material.
  49. Nathan W. Cheung ; Xiang Lu ; Chenming Hu, Method of separation films from bulk substrates by plasma immersion ion implantation.
  50. Yamazaki, Shunpei; Ohtani, Hisashi; Koyama, Jun; Fukunaga, Takeshi, Nonvolatile memory and electronic apparatus.
  51. Suuronen, David; Ammon, Frederick B.; Burgdorf, David; Stone, Lyudmila, Platen cleaning method.
  52. Sickmiller Mike E., Process for lift off and handling of thin film materials.
  53. Alexander Yuri Usenko, Process for manufacturing a silicon-on-insulator substrate and semiconductor devices on said substrate.
  54. Fukunaga, Takeshi, Process for production of SOI substrate and process for production of semiconductor device.
  55. Fukunaga, Takeshi, Process for production of SOI substrate and process for production of semiconductor device including the selective forming of porous layer.
  56. Cites, Jeffrey Scott; Gadkaree, Kishor Purushottam; Maschmeyer, Richard Orr, Producing SOI structure using high-purity ion shower.
  57. Henley, Francois J.; Brailove, Adam, Race track configuration and method for wafering silicon solar substrates.
  58. Faris,Sadeg M., Selectively bonded thin film layer and substrate layer for processing of useful devices.
  59. Yamazaki, Shunpei, Semiconductor device.
  60. Yamazaki, Shunpei; Ohtani, Hisashi; Koyama, Jun; Fukunaga, Takeshi, Semiconductor device having buried oxide film.
  61. Gadkaree,Kishor Purushottam, Semiconductor on glass insulator made using improved ion implantation process.
  62. Cherekdjian, Sarko, Semiconductor structure made using improved multiple ion implantation process.
  63. Cherekdjian, Sarko, Semiconductor structure made using improved multiple ion implantation process.
  64. Cherekdjian, Sarko, Semiconductor structure made using improved pseudo-simultaneous multiple ion implantation process.
  65. Cherekdjian, Sarko, Semiconductor structure made using improved simultaneous multiple ion implantation process.
  66. Iku Shiota JP, Semiconductor substrate and production method thereof.
  67. Shiota Iku,JPX, Semiconductor substrate and production method thereof.
  68. Yeo, Yee-Chia; Yang, Fu-Liang; Hu, Chenming, Semiconductor-on-insulator SRAM configured using partially-depleted and fully-depleted transistors.
  69. Bower,Robert W., Smooth thin film layers produced by low temperature hydrogen ion cut.
  70. Hou, Yung-Chin; Lu, Lee-Chung; Guo, Ta-Pen; Tien, Li-Chun; Li, Ping Chung; Tai, Chun-Hui; Chen, Shu-Min, Standard cell without OD space effect in Y-direction.
  71. Wang, Yen-Sen; Lin, Chung-Te; Cao, Min; Yang, Sheng-Jier, Strain bars in stressed layers of MOS devices.
  72. Ko,Chih Hsin; Yeo,Yee Chia; Lee,Wen Chin; Hu,Chenming, Strained channel complementary field-effect transistors.
  73. Huang, Yi-Chun; Wang, Yen-Ping; Ko, Chih-Hsin, Strained channel transistor formation.
  74. Chuang, Harry; Thei, Kong-Beng; Guo, Wen-Huei; Liang, Mong Song, Strained transistor with optimized drive current and method of forming.
  75. Ko, Chih-Hsin; Lee, Wen-Chin; Yeo, Yee-Chia; Lin, Chun-Chieh; Hu, Chenming, Structure and method of a strained channel transistor and a second semiconductor component in an integrated circuit.
  76. Henley, Francois; Lamm, Al; Chow, Yi-Lei, Substrate cleaving under controlled stress conditions.
  77. Henley, Francois; Lamm, Al; Chow, Yi-Lei, Substrate cleaving under controlled stress conditions.
  78. Henley, Francois; Lamm, Al; Chow, Yi-Lei, Substrate cleaving under controlled stress conditions.
  79. Brailove, Adam; Liu, Zuqin; Henley, Francois J.; Lamm, Albert J., Techniques for forming thin films by implantation with reduced channeling.
  80. Faris,Sadeg M, Vertical integrated circuits.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로