$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Transformer for integrated circuits 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • H01F-005/00
출원번호 US-0199837 (1998-11-25)
우선권정보 FR-0015333 (1997-11-28)
발명자 / 주소
  • Marty Michel,FRX
  • Jaouen Herve,FRX
출원인 / 주소
  • STMicroelectronics S.A., FRX
대리인 / 주소
    Galanthay
인용정보 피인용 횟수 : 127  인용 특허 : 4

초록

A invention provides a transformer for use in integrated circuits, comprising four layers of conductive lines, separated from each other by first, second and third insulating layers. First conductive vias traverse the second insulating layer to connect said second and third pluralities of conducting

대표청구항

[ What is claimed is:] [1.] In an integrated circuit comprising a substrate with a horizontal upper surface, a transformer characterized in that it comprises:a first plurality of conductive lines arranged in a first layer on the upper surface of the substrate;a second plurality of conductive lines a

이 특허에 인용된 특허 (4)

  1. Landis Richard C. (Shelton CT), Coaxial shielded helical delay line and process.
  2. Ewen John E. (Yorktown Heights NY) Ponnapalli Saila (Fishkill NY) Soyuer Mehmet (Yorktown Heights NY), High-Q inductors in silicon technology without expensive metalization.
  3. Takimoto Hiroyuki (Kanagawa-ken JPX), Inductance element.
  4. Sundaram Lalgudi M. G. (Scottsdale AZ) Tracht Neil (Mesa AZ), Method for fabricating a vertical trench inductor.

이 특허를 인용한 특허 (127)

  1. Ikriannikov, Alexandr, Air core coupled inductors.
  2. Leipold, Dirk Robert Walter; Maxim, George; Granger-Jones, Marcus; Scott, Baker, Apparatus with 3D inductors.
  3. Hamada, Yasuhiro; Kishimoto, Shuya; Maruhashi, Kenichi, Bias circuit and method of manufacturing the same.
  4. Abugharbieh, Khaldoon S.; Meredith, Gregory; Wyland, Christopher P.; Wu, Paul Y.; Liu, Henley; Stokes, Sanjiv; Wang, Yong, Capacitors within an interposer coupled to supply and ground planes of a substrate.
  5. de Rochemont, L. Pierre, Ceramic antenna module and methods of manufacture thereof.
  6. de Rochemont, L. Pierre, Ceramic antenna module and methods of manufacture thereof.
  7. de Rochemont, L. Pierre, Ceramic antenna module and methods of manufacture thereof.
  8. de Rochemont, L. Pierre, Ceramic antenna module and methods of manufacture thereof.
  9. de Rochemont, L. Pierre, Chemically complex ablative max-phase material and method of manufacture.
  10. Lin, Mou-Shiung; Lee, Jin-Yuan, Chip packages having dual DMOS devices with power management integrated circuits.
  11. Hébert, François; Sun, Ming, Chip scale power converter package having an inductor substrate.
  12. Lin, Mou-Shiung, Chip structure with a passive device and method for forming the same.
  13. Lin, Wei-Ti; Chien, Chun-Hsien; Chen, Fu-Yang, Circuit board structure and manufacturing method thereof.
  14. Schrom, Gerhard; Hazucha, Peter; De, Vivek K.; Karnik, Tanay, DC-DC converter switching transistor current measurement technique.
  15. Schrom, Gerhard; Hazucha, Peter; De, Vivek; Karnik, Tanay, DC-DC converter switching transistor current measurement technique.
  16. Schrom, Gerhard; Hazucha, Peter; De, Vivek; Karnik, Tanay, DC-DC converter switching transistor current measurement technique.
  17. Gonzalez Jimenez, Jose-Luis, Device with interconnection structure for forming a conduction path or a conducting plane with high decoupling capacitance.
  18. de Rochemont, L. Pierre, Electrical components and method of manufacture.
  19. de Rochemont, L. Pierre, Electrical components and method of manufacture.
  20. Hyvönen, Lassi Pentti Olavi, Electrically decoupled integrated transformer having at least one grounded electric shield.
  21. Hyv철nen,Lassi Pentti Olavi, Electrically decoupled integrated transformer having at least one grounded electric shield.
  22. Winter,Frank B.; Harberts,Harry S.; Tolan,Julius G., Embedded duo-planar printed inductor.
  23. Chong, Nui; Pan, Hong-Tsz, Embedded inductor.
  24. de Rochemont, L. Pierre, Frequency-selective dipole antennas.
  25. de Rochemont, L. Pierre, Frequency-selective dipole antennas.
  26. Padmanabhan, Gobi R.; Yegnashankaran, Visvamohan, High Q inductor in multi-level interconnect.
  27. Lin, Mou-Shiung, High performance system-on-chip inductor using post passivation process.
  28. Lin, Mou-Shing, High performance system-on-chip using post passivation process.
  29. Lin, Mou-Shiung, High performance system-on-chip using post passivation process.
  30. Lin,Mou Shiung, High performance system-on-chip using post passivation process.
  31. Lin,Mou Shiung, High performance system-on-chip using post passivation process.
  32. Kerber, Martin; Wahl, Uwe, High voltage semiconductor devices and methods of forming the same.
  33. Guo, Sam Y., High-speed switching circuit and automotive accessory controller using same.
  34. Leipold, Dirk Robert Walter; Maxim, George; Scott, Baker, Hybrid cavity and lumped filter architecture.
  35. Takaya,Minoru; Endo,Toshikazu, Inductance element, laminated electronic component, laminated electronic component module and method for producing these element, component and module.
  36. Kireev, Vassili; Karp, James, Inductive structure formed using through silicon vias.
  37. Lee, Hyo-Jong; Son, Hong-Seong; Lee, Ui-Hyoung; Hah, Sang-Rok; Kim, In-Ryong; Kim, Yi-Gwon, Inductor for a system-on-a-chip and a method for manufacturing the same.
  38. Harris, Edward Belden; Merchant, Sailesh Mansinh; Steiner, Kurt George; Vitkavage, Susan Clay, Inductor formed in an integrated circuit.
  39. Harris, Edward Belden; Merchant, Sailesh Mansinh; Steiner, Kurt George; Vitkavage, Susan Clay, Inductor formed in an integrated circuit.
  40. Harris,Edward Belden; Merchant,Sailesh Mansinh; Steiner,Kurt George; Vitkavage,Susan Clay, Inductor formed in an integrated circuit.
  41. Chang, Yung-Chung; Chen, Meng-Sheng; Liu, Chang-Chih; Chang, Li-Chi; Tsai, Cheng-Hua, Inductor structure.
  42. Lam, Kin Fung (Wayne); Li, Hsin-I; Tsai, Wen-Bin, Inductor structures for integrated circuits.
  43. Gardner,Donald S., Inductors for integrated circuits.
  44. Gardner,Donald S., Inductors for integrated circuits.
  45. Rahman, Arifur; Wu, Zhaoyin D.; Kim, Namhoon, Integrated circuit structure with inductor in silicon interposer.
  46. Goren, David; Pfeiffer, Ullrich R.; Sheinman, Benny; Shlafman, Shlomo, Integrated circuit transformer devices for on-chip millimeter-wave applications.
  47. Goren,David; Pfeiffer,Ullrich R.; Sheinman,Benny; Shlafman,Shlomo, Integrated circuit transformer devices for on-chip millimeter-wave applications.
  48. Cho, Hsiu-Ying, Integrated circuits including inductors.
  49. Cho, Hsiu-Ying, Integrated circuits including inductors.
  50. Gardner, Donald S., Integrated inductor.
  51. Gardner,Donald S., Integrated inductor.
  52. Duevel, Andreas; Kamgaing, Telesphor; Rao, Valluri R.; Zillmann, Uwe, Integrated inductor for integrated circuit devices.
  53. Duevel, Andreas; Kamgaing, Telesphor; Rao, Valluri R.; Zillmann, Uwe, Integrated inductor for integrated circuit devices.
  54. Duevel, Andreas; Kamgaing, Telesphor; Rao, Valluri R.; Zillmann, Uwe, Integrated inductor for integrated circuit devices.
  55. Crawford, Ankur Mohan; Gardner, Donald S., Integrated inductor having magnetic layer.
  56. Hazucha, Peter; Nguyen, Trang T.; Schrom, Gerhard; Paillet, Fabrice; Gardner, Donald S.; Moon, Sung T.; Karnik, Tanay, Integrated inductors.
  57. Hazucha, Peter; Nguyen, Trang T.; Schrom, Gerhard; Paillet, Fabrice; Gardner, Donald S.; Moon, Sung T.; Karnik, Tanay, Integrated inductors.
  58. Gardner, Donald S., Integrated transformer.
  59. Gardner, Donald S., Integrated transformer.
  60. Gardner, Donald S., Integrated transformer.
  61. Gardner, Donald S., Integrated transformer.
  62. Gardner, Donald S., Integrated transformer.
  63. Gardner, Donald S., Integrated transformer.
  64. Gardner,Donald S., Integrated transformer.
  65. Gardner,Donald S., Integrated transformer.
  66. Lim, Chee Chong; Chew, Kok Wai; Yeo, Kiat Seng; Lim, Suh Fei; Do, Manh Anh; Chan, Lap, Integrated transformer and method of fabrication thereof.
  67. Yeo, Kiat Seng; Tan, Hai Yeng; Ma, Jiang Guo; Do, Manh Anh; Chew, Kok Wai Johnny, Integrated vertical spiral inductor on semiconductor material.
  68. Jenkins, Michael O.; Karp, James; Kireev, Vassili; Wu, Ephrem C., Interposer having an inductor.
  69. de Rochemont, L. Pierre, Liquid chemical deposition apparatus and process and products therefrom.
  70. de Rochemont, L. Pierre; Kovacs, Alexander J., Liquid chemical deposition apparatus and process and products therefrom.
  71. Crawford, Ankur Mohan; Gardner, Donald S., Magnetic layer processing.
  72. Gardner,Donald S., Magnetic layer processing.
  73. Kuo, Chih-Ming; Hsu, You-Ming, Method for fabricating a carrier with a three dimensional inductor.
  74. Kuo, Chih-Ming; Hsu, You-Ming, Method for fabricating a carrier with a three dimensional inductor and structure thereof.
  75. Lee, Jueng-Gil; Kikuchi, Kazuo; Bonn, Matthew A., Method for implementing a 6-mask cathode process.
  76. Lin, Mou-Shiung; Lee, Jin-Yuan, Method for making high-performance RF integrated circuits.
  77. Lin, Mou-Shiung; Lee, Jin-Yuan, Method for making high-performance RF integrated circuits.
  78. Cho, Hsiu-Ying, Method of fabricating a vertically oriented inductor within interconnect structures and capacitor structure thereof.
  79. Lim, Suh Fei; Chew, Kok Wai; Chu, Sanford Shao-Fu; Cheng, Michael Chye Huat, Method of fabrication an integrated circuit.
  80. Ebefors, Thorbjorn; Kalvesten, Edvard; Bauer, Tomas, Method of making a semiconductor device having a functional capping.
  81. Gardner,Donald S., Method of making an integrated inductor.
  82. Gardner,Donald S., Method of making an integrated inductor.
  83. de Rochemont, L. Pierre, Monolithic DC/DC power management module with surface FET.
  84. Chaudhry, Samir; Layman, Paul Arthur; Thomson, J. Ross; Laradji, Mohamed; Griglione, Michelle D., Multi-layer inductor formed in a semiconductor substrate.
  85. Kim, Daeik Daniel; Kim, Jonghae; Zuo, Chengjie; Velez, Mario Francisco; Yun, Changhan Hobie, Nested through glass via transformer.
  86. Kim, Daeik Daniel; Kim, Jonghae; Zuo, Chengjie; Velez, Mario Francisco; Yun, Changhan Hobie, Nested through glass via transformer.
  87. Gardner, Donald S.; Hazucha, Peter; Schrom, Gerhard, On-die micro-transformer structures with magnetic materials.
  88. Gardner, Donald S.; Hazucha, Peter; Schrom, Gerhard, On-die micro-transformer structures with magnetic materials.
  89. Ullmann, Andreas; Knobloch, Alexander; Krumm, Jurgen, Organic electronic circuit.
  90. Hébert, François; Feng, Tao; Lu, Jun, Planar grooved power inductor structure and method.
  91. Lin, Mou-Shiung; Chou, Chiu-Ming; Chou, Chien-Kang, Post passivation interconnection process and structures.
  92. Lin, Mou-Shiung; Chou, Chiu-Ming; Chou, Chien-Kang, Post passivation interconnection structures.
  93. de Rochemont, L. Pierre, Power FET with a resonant transistor gate.
  94. deRochemont, L. Pierre, Power management module and method of manufacture.
  95. Kim,Han; Min,Byoung Youl; Kim,Young Woo; Lee,Young Jae; Ryu,Chang Myung, Printed circuit board having three-dimensional spiral inductor and method of fabricating same.
  96. de Rochemont, L. Pierre, R.F. energy collection circuit for wireless devices.
  97. de Rochemont, L. Pierre, R.F. energy collection circuit for wireless devices.
  98. de Rochemont, L. Pierre, Semiconductor carrier with vertical power FET module.
  99. de Rochemont, L. Pierre, Semiconductor carrier with vertical power FET module.
  100. de Rochemont, L. Pierre, Semiconductor chip carriers with monolithically integrated quantum dot devices and method of manufacture thereof.
  101. Weyers, Joachim; Bueyuektas, Kevni; Hirler, Franz; Mauder, Anton, Semiconductor component and method for producing a semiconductor component.
  102. Tada, Akira; Tanabe, Hiroki; Okada, Yoshinori; Kudo, Ikuo, Semiconductor device.
  103. Inoue, Naoya; Hayashi, Yoshihiro; Kaneko, Kishou, Semiconductor device and method of manufacturing semiconductor device including wiring via and switch via for connecting first and second wirings.
  104. Höglauer, Josef; Knott, Bernhard, Semiconductor device with integrated coils.
  105. Yegnashankaran, Visvamohan, Semiconductor die with an integrated inductor.
  106. Berdy, David Francis; Zuo, Chengjie; Kim, Daeik Daniel; Yun, Changhan Hobie; Velez, Mario Francisco; Mikulka, Robert Paul; Kim, Jonghae, Superposed structure 3D orthogonal through substrate inductor.
  107. Berdy, David Francis; Zuo, Chengjie; Kim, Daeik Daniel; Yun, Changhan Hobie; Velez, Mario Francisco; Mikulka, Robert Paul; Kim, Jonghae, Superposed structure 3D orthogonal through substrate inductor.
  108. Chaudhry, Samir; Layman, Paul Arthur; Thomson, J. Ross; Laradji, Mohamed; Griglione, Michelle D., Thin film multi-layer high Q transformer formed in a semiconductor substrate.
  109. Kim, Jonghae; Gu, Shiqun; Henderson, Brian Matthew; Toms, Thomas R.; Chua-Eoan, Lew G.; Bazarjani, Seyfollah S.; Nowak, Matthew, Three dimensional inductor and transformer.
  110. Kim, Jonghae; Gu, Shiqun; Henderson, Brian Matthew; Toms, Thomas R.; Chua-Eoan, Lew G.; Bazarjani, Seyfollah S.; Nowak, Matthew, Three dimensional inductor, transformer and radio frequency amplifier.
  111. Lo, Chi Shun; Kim, Jonghae; Zuo, Chengjie; Yun, Changhan Hobie, Three-dimensional multilayer solenoid transformer.
  112. Lo, Chi Shun; Kim, Jonghae; Zuo, Chengjie; Yun, Changhan Hobie, Three-dimensional multilayer solenoid transformer.
  113. Wang Ying-Lang,TWX ; Lin Hway-Chi,TWX ; Wu Jun,TWX ; Dun Jowei,TWX, Three-dimensional type inductor for mixed mode radio frequency device.
  114. Lin, Mou-Shiung, Top layers of metal for high performance IC's.
  115. Lin, Mou-Shiung, Top layers of metal for high performance IC's.
  116. Lin, Mou-Shiung, Top layers of metal for high performance IC's.
  117. Lin, Mou-Shiung, Top layers of metal for high performance IC's.
  118. Lin, Mou-Shiung, Top layers of metal for high performance IC's.
  119. Lin, Mou-Shiung, Top layers of metal for high performance IC's.
  120. Lin, Mou-Shiung, Top layers of metal for high performance IC's.
  121. Lim, Chee Chong; Chew, Kok Wai; Yeo, Kiat Seng; Lim, Suh Fei; Do, Manh Anh; Chan, Lap, Transformer with effective high turn ratio.
  122. Yun, Ho Gyeong; Choi, Kwang Seong; Moon, Jong Tae, Vertically formed inductor and electronic device having the same.
  123. Cho, Hsiu-Ying, Vertically oriented inductor within interconnect structures and capacitor structure thereof.
  124. Cho, Hsiu-Ying, Vertically oriented semiconductor device and shielding structure thereof.
  125. Cho, Hsiu-Ying, Vertically oriented semiconductor device and shielding structure thereof.
  126. Cho, Hsiu-Ying, Vertically oriented semiconductor device and shielding structure thereof.
  127. Lin, Mou-Shiung; Wei, Gu-Yeon, Voltage regulator integrated with semiconductor chip.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로