$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Wafer-level test and burn-in, and semiconductor process

국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • H01R-009/00
출원번호 US-0839771 (1997-04-15)
발명자 / 주소
  • Eldridge Benjamin N.
  • Grube Gary W.
  • Khandros Igor Y.
  • Mathieu Gaetan L.
출원인 / 주소
  • FormFactor. Inc.
대리인 / 주소
    Linden
인용정보 피인용 횟수 : 159  인용 특허 : 12

초록

Resilient contact structures are mounted directly to bond pads on semiconductor dies, prior to the dies being singulated (separated) from a semiconductor wafer. This enables the semiconductor dies to be exercised (e.g., tested and/or burned-in) in) by connecting to the semiconductor dies with a circ

대표청구항

[ What is claimed is:] [1.] Method of exercising semiconductor devices, comprising:fabricating a plurality of resilient interconnection elements directly on a plurality of unsingulated semiconductor dies on a semiconductor wafer each interconnection element having(i) a portion attached to a semicond

이 특허에 인용된 특허 (12)

  1. Khandros Igor Y. ; Eldridge Benjamin N. ; Mathieu Gaetan L. ; Dozier Thomas H. ; Smith William D., Contact carriers (tiles) for populating larger substrates with spring contacts.
  2. Rostoker Michael D. (San Jose CA) Dangelo Carlos (San Jose CA) Koford James (San Jose CA), Individually powering-up unsingulated dies on a wafer.
  3. Carlomagno William D. (Redwood City CA) Cummings Dennis E. (Placerville CA) Gliga Alexandru S. (San Jose CA), Interconnection of electronic components.
  4. Carlommagno William D. (Redwood City CA) Cummings Dennis E. (Placerville CA) Gliga Alexandru S. (San Jose CA), Interconnection of electronic components.
  5. Farnworth Warren (Nampa ID) Wood Alan (Boise ID), Method and apparatus for manufacturing known good semiconductor die.
  6. Eldridge Benjamin N. (Danville CA) Mathieu Gaetan L. (Livermore CA), Method and apparatus for wirebonding, for severing bond wires, and for forming balls on the ends of bond wires.
  7. Stansbury Darryl M. (Boise ID), Method for forming an electrical connection to a semiconductor die using loose lead wire bonding.
  8. Yanof Arnold W. (Tempe AZ) Dauksher William (Mesa AZ), Method for manufacturing a probe.
  9. Khandros Igor Y. (Peekskil NY), Method of manufacturing electrical contacts, using a sacrificial member.
  10. Wood Alan G. (Boise ID) Doan Trung T. (Boise ID) Farnworth Warren M. (Nampa ID) Corbett Tim J. (Boise ID), Process for forming a raised portion on a projecting contact for electrical testing of a semiconductor.
  11. Farnworth Warren D. (Boise ID) Duesman Kevin (Boise ID) Heitzeberg Ed (Boise ID), Semiconductor dies and wafers and methods for making.
  12. Wood Alan G. ; Corbett Tim J. ; Farnworth Warren M., Universal wafer carrier for wafer level die burn-in.

이 특허를 인용한 특허 (159)

  1. Strid, Eric; Gleason, K. Reed, Active wafer probe.
  2. Strid,Eric; Gleason,K. Reed, Active wafer probe.
  3. Cram,Daniel P., Apparatus for deforming resilient contact structures on semiconductor components.
  4. Eldridge,Benjamin N.; Brandemuehl,Mark W.; Graef,Stefan; Parent,Yves, Automated system for designing and testing a probe card.
  5. Strid, Eric; Campbell, Richard, Calibration structures for differential signal probing.
  6. Law, Edward; Khan, Rezaur R.; Law, Edmund, Chip scale package assembly in reconstitution panel process format.
  7. Brown, Dirk D.; Williams, John D.; Yao, Hongjun; Ali, Hassan O., Circuitized connector for land grid array.
  8. Brown,Dirk D.; Williams,John D.; Radza,Eric M., Connector for making electrical contact at semiconductor scales.
  9. Dittmann,Larry E., Connector having staggered contact architecture for enhanced working range.
  10. Mok, Sammy; Chong, Fu Chiung, Construction structures and manufacturing processes for integrated circuit wafer probe card assemblies.
  11. Dittmann, Larry E., Contact and method for making same.
  12. Brown,Dirk D.; Williams,John D., Contact grid array formed on a printed circuit board.
  13. Williams,John D., Contact grid array system.
  14. Williams,John David, Contact grid array system.
  15. Khandros,Igor Y., Contact structures and methods for making same.
  16. Dittmann,Larry E., Deep drawn electrical contacts and method for making.
  17. Van Den Bossche, Bart Juul Wilhelmina; Purcar, Marius Ioan, Device suitable for electrochemically processing an object as well as a method for manufacturing such a device, a method for electrochemically processing an object, using such a device, as well as an object formed by using such a method.
  18. Campbell, Richard; Strid, Eric W.; Andrews, Mike, Differential signal probe with integral balun.
  19. Strid, Eric; Campbell, Richard, Differential signal probing system.
  20. Campbell, Richard L.; Andrews, Michael, Differential waveguide probe.
  21. Burcham, Terry; McCann, Peter; Jones, Rod, Double sided probing structures.
  22. Burcham,Terry; McCann,Peter; Jones,Rod, Double sided probing structures.
  23. Lo Verde, Domenico; Bruno, Giuseppe, Electric connection structure for electronic power devices, and method of connection.
  24. Light, David Noel; Kalakkad, Dinesh Sundararajan; Nguyen, Peter Tho, Electrical connector and method of making it.
  25. Dittmann, Larry E., Electrical connector having a flexible sheet and one or more conductive connectors.
  26. Light, David Noel; Wang, Hung-Ming; Baker, David Rodney; Nguyen, Peter Tho; Pao, Dexter Shih-Wei, Electrical connector with electrical contacts protected by a layer of compressible material and method of making it.
  27. Eldridge, Benjamin N., Electrical contactor, especially wafer level contactor, using fluid pressure.
  28. Eldridge, Benjamin N., Electrical contactor, especially wafer level contactor, using fluid pressure.
  29. Eldridge,Benjamin N., Electrical contactor, especially wafer level contactor, using fluid pressure.
  30. Eldridge,Benjamin N., Electrical contactor, especially wafer level contactor, using fluid pressure.
  31. Haemer,Joseph Michael; Chong,Fu Chiung; Modlin,Douglas N., Enhanced compliant probe card systems having improved planarity.
  32. Brodsky, William Louis; Caletka, David V.; Gaynes, Michael Anthony; Markovich, Voya Rista, Enhanced electrical/mechanical connection for electronic devices.
  33. Mok,Sammy; Chong,Fu Chiung; Milter,Roman, Enhanced stress metal spring contactor.
  34. Bottoms, Wilmer R.; Chong, Fu Chiung; Mok, Sammy; Modlin, Douglas, High density interconnect system for IC packages and interconnect assemblies.
  35. Chong, Fu Chiung; Kao, Andrew; McKay, Douglas; Litza, Anna; Modlin, Douglas; Mok, Sammy; Parekh, Nitin; Swiatowiec, Frank John; Shan, Zhaohui, High density interconnect system having rapid fabrication cycle.
  36. Chong, Fu Chiung; Kao, Andrew; McKay, Douglas; Litza, Anna; Modlin, Douglas; Mok, Sammy; Parekh, Nitin; Swiatowiec, Frank John; Shan, Zhaohui, High density interconnect system having rapid fabrication cycle.
  37. Chong,Fu Chiung; Kao,Andrew; McKay,Douglas; Litza,Anna; Modlin,Douglas; Mok,Sammy; Parekh,Nitin; Swiatowiec,Frank John; Shan,Zhaohui, High density interconnect system having rapid fabrication cycle.
  38. Andrews, Peter; Hess, David; New, Robert, Interface for testing semiconductors.
  39. Dittmann,Larry E., Interposer and method for making same.
  40. Kline, Jerry D., Interposer for improved handling of semiconductor wafers and method of use of same.
  41. Dittmann,Larry E., Interposer with compliant pins.
  42. Dittmann,Larry E., Interposer with compliant pins.
  43. Brown,Dirk D.; Williams,John D.; Yao,Hongjun, Land grid array connector including heterogeneous contact elements.
  44. Payan, Cesar; Jin, Bo, Lot-optimized wafer level burn-in.
  45. Fan, Zhineng; Li, Che-Yu, Low inductance electrical contacts and LGA connector system.
  46. Tervo,Paul A.; Cowan,Clarence E., Low-current pogo probe card.
  47. Tervo,Paul A.; Cowan,Clarence E., Low-current pogo probe card.
  48. Schwindt,Randy J., Low-current probe card.
  49. You, Yean-Sang; Kim, Heui-Seog; Chae, Soo-Tae, Management system for automated wire bonding process.
  50. Chong, Fu Chiung; Mok, Sammy, Massively parallel interface for electronic circuit.
  51. Chong,Fu Chiung; Mok,Sammy, Massively parallel interface for electronic circuit.
  52. Chong,Fu Chiung; Mok,Sammy, Massively parallel interface for electronic circuit.
  53. Kline, Jerry D., Matched set of integrated circuit chips selected from a multi wafer-interposer.
  54. John W. Pursel, Mechanism that holds down packages.
  55. Gleason, K. Reed; Bayne, Michael A.; Smith, Kenneth; Lesher, Timothy; Koxxy, Martin, Membrane probing method using improved contact.
  56. Gleason, Reed; Bayne, Michael A.; Smith, Kenneth; Lesher, Timothy; Koxxy, Martin, Membrane probing method using improved contact.
  57. Gleason, K. Reed; Smith, Kenneth R.; Bayne, Mike, Membrane probing structure with laterally scrubbing contacts.
  58. Gleason, Reed; Bayne, Michael A.; Smith, Kenneth; Lesher, Timothy; Koxxy, Martin, Membrane probing system.
  59. Gleason,Reed; Bayne,Michael A.; Smith,Kenneth; Lesher,Timothy; Koxxy,Martin, Membrane probing system.
  60. Gleason,Reed; Bayne,Michael A.; Smith,Kenneth; Lesher,Timothy; Koxxy,Martin, Membrane probing system.
  61. Smith,Kenneth; Gleason,Reed, Membrane probing system.
  62. Smith,Kenneth; Gleason,Reed, Membrane probing system.
  63. Tervo,Paul A.; Smith,Kenneth R.; Cowan,Clarence E.; Dauphinais,Mike P.; Koxxy,Martin J., Membrane probing system.
  64. Tervo,Paul A.; Smith,Kenneth R.; Cowan,Clarence E.; Dauphinais,Mike P.; Koxxy,Martin J., Membrane probing system.
  65. Gleason, K. Reed; Smith, Kenneth R.; Bayne, Mike, Membrane probing system with local contact scrub.
  66. Gleason,K. Reed; Smith,Kenneth R.; Bayne,Mike, Membrane probing system with local contact scrub.
  67. Kemmerling, Todd Ryland, Method and apparatus for processing failures during semiconductor device testing.
  68. Khandros, Igor Y.; Dozier, Thomas H.; Grube, Gary W.; Mathieu, Gaetan L., Method and apparatus for shaping spring elements.
  69. Berry, Tommie Edward; Sporck, Alistair Nicholas, Method and apparatus for testing devices using serially controlled intelligent switches.
  70. Berry, Tommie Edward; Sporck, Alistair Nicholas, Method and apparatus for testing devices using serially controlled intelligent switches.
  71. Berry, Tommie Edward, Method and apparatus for testing devices using serially controlled resources.
  72. Kemmerling, Todd Ryland, Method and apparatus for testing semiconductor devices with autonomous expected value generation.
  73. Radza, Eric M.; Williams, John D., Method and system for batch forming spring elements in three dimensions.
  74. Brown, Dirk Dewar; Williams, John David; Long, William B.; Chen, Tingbao, Method and system for batch manufacturing of spring elements.
  75. Eldridge, Benjamin N.; Brandemuehl, Mark W.; Graef, Stefan; Parent, Yves, Method and system for designing a probe card.
  76. Eldridge, Benjamin N.; Brandemuehl, Mark W.; Graef, Stefan; Parent, Yves, Method and system for designing a probe card.
  77. Cram, Daniel P., Method and system for wafer level testing and burning-in semiconductor components.
  78. Cram, Daniel P., Method and system for wafer level testing and burning-in semiconductor components.
  79. Daniel P. Cram, Method and system for wafer level testing and burning-in semiconductor components.
  80. Gleason,Reed; Bayne,Michael A.; Smith,Kenneth, Method for constructing a membrane probe using a depression.
  81. Kline, Jerry D., Method for constructing a wafer-interposer assembly.
  82. Dittmann,Larry E., Method for fabricating a connector.
  83. Williams, John D., Method for fabricating a contact grid array.
  84. Lee,Yi Chang; Liu,An Hong; Wang,Yeong Her; Chao,Yeong Ching; Huang,Hsiang Ming, Method for fabricating a plurality of elastic probes in a row.
  85. Kline, Jerry D., Method for manufacturing a wafer-interposer assembly.
  86. Pierce,John L., Method for producing a wafer interposer for use in a wafer interposer assembly.
  87. Kline, Jerry D., Method for selecting components for a matched set from a wafer-interposer assembly.
  88. Kline, Jerry D., Method for testing multiple semiconductor wafers.
  89. Hayden, Leonard; Martin, John; Andrews, Mike, Method of assembling a wafer probe.
  90. Eldridge, Benjamin N., Method of assembling and testing an electronics module.
  91. Eldridge, Benjamin N., Method of assembling and testing an electronics module.
  92. Gleason, Reed; Bayne, Michael A.; Smith, Kenneth, Method of constructing a membrane probe.
  93. Eslamy, Mohammad; Pedersen, David V.; Cobb, Harry D., Method of fabricating segmented contactor.
  94. Guerin, Luc Gilbert; Interrante, Mario J.; LaPlante, Mark Joseph; Long, David Clifford; Martin, Gregory Blair; Moyer, Thomas P.; Pomerantz, Glenn A.; Weiss, Thomas, Method of forming an electrical connector.
  95. Eldridge,Benjamin Niles; Grube,Gary William; Khandros,Igor Yan; Mathieu,Gaetan L., Method of making a contact structure with a distinctly formed tip structure.
  96. Eldridge,Benjamin N., Method of making an electronics module.
  97. Williams, John D., Method of making electrical connector on a flexible carrier.
  98. Eslamy, Mohammad; Pedersen, David V.; Cobb, Harry D., Method of repairing segmented contactor.
  99. Smith, Kenneth R., Method of replacing an existing contact of a wafer probing assembly.
  100. Derderian, James M., Methods for assembling semiconductor devices in stacked arrangements by positioning spacers therebetween.
  101. Eldridge, Benjamin N.; Grube, Gary W.; Khandros, Igor Y.; Mathieu, Gaetan L., Microelectronic contact structure.
  102. Eldridge, Benjamin N.; Khandros, Igor Y.; Mathieu, Gaetan L.; Pedersen, David V., Microelectronic spring contact elements.
  103. Eldridge,Benjamin N.; Grube,Gary W.; Khandros,Igor Y.; Mathieu,Gaetan L., Mounting spring elements on semiconductor devices, and wafer-level testing methodology.
  104. Strid,Eric; Campbell,Richard, On-wafer test structures for differential signals.
  105. Tervo,Paul A.; Cowan,Clarence E., POGO probe card for low current measurements.
  106. Eldridge, Benjamin N.; Grube, Gary W.; Khandros, Igor Y.; Mathieu, Gaetan L., Probe card assembly and kit, and methods of making same.
  107. Eldridge, Benjamin Niles; Grube, Gary William; Khandros, Igor Yan; Mathieu, Gaetan L., Probe card assembly and kit, and methods of making same.
  108. Eldridge, Benjamin N.; Grube, Gary W.; Mathieu, Gaetan L., Probe card assembly for contacting a device with raised contact elements.
  109. Hayden,Leonard; Rumbaugh,Scott; Andrews,Mike, Probe for combined signals.
  110. Hayden,Leonard; Rumbaugh,Scott; Andrews,Mike, Probe for combined signals.
  111. Hayden,Leonard; Rumbaugh,Scott; Andrews,Mike, Probe for combined signals.
  112. Hayden,Leonard; Rumbaugh,Scott; Andrews,Mike, Probe for combined signals.
  113. Hayden,Leonard; Rumbaugh,Scott; Andrews,Mike, Probe for combined signals.
  114. Campbell,Richard L.; Andrews,Michael; Bui,Lynh, Probe for high frequency signals.
  115. Gleason,K. Reed; Lesher,Tim; Strid,Eric W.; Andrews,Mike; Martin,John; Dunklee,John; Hayden,Leonard; Safwat,Amr M. E., Probe for testing a device under test.
  116. Smith, Kenneth; Jolley, Michael; Van Syckel, Victoria, Probe head having a membrane suspended probe.
  117. Smith,Kenneth; Jolley,Michael; Van Syckel,Victoria, Probe head having a membrane suspended probe.
  118. Schwindt,Randy, Probe holder for testing of a test device.
  119. Smith, Kenneth R.; Hayward, Roger, Probing apparatus with impedance optimized interface.
  120. Brown, Dirk D.; Williams, John D.; Yao, Hongjun; Ali, Hassan O., Remountable connector for land grid array packages.
  121. Smith, Kenneth R., Replaceable coupon for a probing apparatus.
  122. Ueda, Shigeyuki, Semiconductor chip and method of producing the same.
  123. Jeong, Jung Tae, Semiconductor package modules, memory cards including the same, and electronic systems including the same.
  124. Arnold, Richard W.; Wilson, Lester; Forster, James, Semiconductor test structure having a laser defined current carrying structure.
  125. Gleason,K. Reed; Lesher,Tim; Strid,Eric W.; Andrews,Mike; Martin,John; Dunklee,John; Hayden,Leonard; Safwat,Amr M. E., Shielded probe for high-frequency testing of a device under test.
  126. Gleason, K. Reed; Lesher, Tim; Strid, Eric W.; Andrews, Mike; Martin, John; Dunklee, John; Hayden, Leonard; Safwat, Amr M. E., Shielded probe for testing a device under test.
  127. Gleason,K. Reed; Lesher,Tim; Andrews,Mike; Martin,John, Shielded probe for testing a device under test.
  128. Gleason,K. Reed; Lesher,Tim; Andrews,Mike; Martin,John, Shielded probe for testing a device under test.
  129. Gleason,K. Reed; Lesher,Tim; Andrews,Mike; Martin,John, Shielded probe for testing a device under test.
  130. Gleason,K. Reed; Lesher,Tim; Andrews,Mike; Martin,John, Shielded probe for testing a device under test.
  131. Gleason,K. Reed; Lesher,Tim; Strid,Eric W.; Andrews,Mike; Martin,John; Dunklee,John; Hayden,Leonard; Safwat,Amr M. E., Shielded probe for testing a device under test.
  132. Gleason,K. Reed; Lesher,Tim; Strid,Eric W.; Andrews,Mike; Martin,John; Dunklee,John; Hayden,Leonard; Safwat,Amr M. E., Shielded probe for testing a device under test.
  133. Gleason,K. Reed; Lesher,Tim; Strid,Eric W.; Andrews,Mike; Martin,John; Dunklee,John; Hayden,Leonard; Safwat,Amr M. E., Shielded probe with low contact resistance for testing a device under test.
  134. Williams, John David; Radza, Eric Michael, Spring connector for making electrical contact at semiconductor scales.
  135. Mou-Shiung Lin TW, Strain release contact system for integrated circuits.
  136. Brown, Dirk D.; Williams, John D.; Long, William B., Structure and process for a contact grid array formed in a circuitized substrate.
  137. Dittmann, Larry E.; Williams, John David; Long, William B., System and method for connecting flat flex cable with an integrated circuit, such as a camera module.
  138. McGarry, Anne-Clotilde, System and method for testing a plurality of circuits.
  139. Dittmann, Larry E.; Williams, John D.; Long, William B., System for connecting a camera module, or like device, using flat flex cables.
  140. Andrews, Peter; Hess, David, System for testing semiconductors.
  141. Mok, Sammy; Chong, Fu Chiung, Systems for testing and packaging integrated circuits.
  142. Mok, Sammy; Chong, Fu Chiung; Milter, Roman, Systems for testing and packaging integrated circuits.
  143. Campbell, Richard, Test structure and probe for differential signals.
  144. Campbell,Richard, Test structure and probe for differential signals.
  145. Pierce, John L., Wafer interposer assembly.
  146. Kline, Jerry D., Wafer level interposer.
  147. Ahn, Kie Y.; Forbes, Leonard, Wafer on wafer packaging and method of fabrication for full-wafer burn-in and testing.
  148. Ahn, Kie Y.; Forbes, Leonard, Wafer on wafer packaging and method of fabrication for full-wafer burn-in and testing.
  149. Kie Y. Ahn ; Leonard Forbes, Wafer on wafer packaging and method of fabrication for full-wafer burn-in and testing.
  150. Hayden, Leonard; Martin, John; Andrews, Mike, Wafer probe.
  151. Hayden,Leonard; Martin,John; Andrews,Mike, Wafer probe.
  152. Hayden,Leonard; Martin,John; Andrews,Mike, Wafer probe.
  153. Hayden,Leonard; Martin,John; Andrews,Mike, Wafer probe.
  154. Kline, Jerry D., Wafer-interposer assembly.
  155. Pierce, John L., Wafer-interposer using a ceramic substrate.
  156. Khandros, Igor Y.; Pedersen, David V., Wafer-level burn-in and test.
  157. Khandros,Igor Y.; Pedersen,David V., Wafer-level burn-in and test.
  158. Khandros,Igor Y.; Pedersen,David V., Wafer-level burn-in and test.
  159. Campbell, Richard, Wideband active-passive differential signal probe.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트