$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Power estimation of a microprocessor based on power consumption of memory 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • G06F-001/32
출원번호 US-0797783 (1997-02-07)
우선권정보 JP-0022811 (1996-02-08)
발명자 / 주소
  • Kageshima Atsushi,JPX
  • Usami Kimiyoshi,JPX
출원인 / 주소
  • Kabushiki Kaisha Toshiba, JPX
대리인 / 주소
    Foley & Lardner
인용정보 피인용 횟수 : 31  인용 특허 : 14

초록

A power estimator calculates the total power consumption of a microprocessor having a CPU 5, a main memory 1 and a plurality of cache memories 2, 3 and 4 based on an assembler description of a program and calculates power consumption values when an instruction to be executed by the CPU 5 is read fro

대표청구항

[ What is claimed is:] [1.] A power estimator for a microprocessor having a central processing unit (CPU) and a plurality of memories for calculating a power consumption during instruction execution in the microprocessor based on assembler descriptions of instructions to be executed, the power estim

이 특허에 인용된 특허 (14)

  1. Huck Scott B. (Beaverton OR) Lai Konrad K. (Aloha OR) Shenoy Sunil R. (Portland OR) Smith Larry O. (Beaverton OR), Apparatus and method for an instruction cache locking scheme.
  2. Stewart Gregory N. (Austin TX), BIOS independent power management for portable computer.
  3. Mathews Gregory S. (Cupertino CA) Zager Edward S. (San Jose CA), Cache memory hierarchy having a large write through first level that allocates for CPU read misses only and a small writ.
  4. Matoba Tsukasa (Kawasaki JPX) Satou Hiroyuki (Tokyo JPX), Cache memory system having a plurality of ports.
  5. Crump Dwayne Thomas ; Pancoast Steven Taylor ; Steelman Herbert Stanley, Computer system having a plurality of stored system capability states from which to resume.
  6. Matsuo Masahito (Hyogo JPX) Yoshida Toyohiko (Hyogo JPX), Instruction fetching in data processing apparatus.
  7. Mozdzen Thomas J. (Gilbert AZ) Mosley Larry E. (Phoenix AZ), Method and apparatus for a microprocessor to enter and exit a reduced power consumption state.
  8. Witt David B. (Austin TX), Method and apparatus for testing an integrated circuit including a microprocessor and an instruction cache.
  9. Shermis J. Herschel (Gthenburg SEX), Method for selectively transferring data instructions to a cache memory.
  10. Kageshima Atsushi,JPX, Method of estimating power consumption of each instruction processed by a microprocessor.
  11. Debnath Kathakali (Beaverton OR) Sah Anurag (Aloha OR) Khieu Cong Quoc (San Jose CA), Power down scheme for idle processor components.
  12. Walsh James J. ; Kau Weiyuen, Power management supply interface circuitry, systems and methods.
  13. Davis Alan L. (Half Moon Bay CA) Coates William (Mountain View CA), Prefetch memory system having next-instruction buffer which stores target tracks of jumps prior to CPU access of instruc.
  14. Kiuchi Atsushi (Kunitachi JPX) Nakagawa Tetsuya (Koganei JPX), System with loop buffer and repeat control circuit having stack for storing control information.

이 특허를 인용한 특허 (31)

  1. Fan, Xiaobo; Hennecke, Mark D.; Heath, Taliver Brooks, Accurate power allotment.
  2. Sandhu, Bal S.; Lattimore, George McNeil; Vineyard, Carl Wayne, Apparatus and method for obfuscating power consumption of a processor.
  3. Zdravkovic, Andrej, Apparatus and method for reducing power consumption of a processor by estimating engine load.
  4. Imada,Toyohisa; Hoshina,Takuichi, CPU power adjustment method.
  5. Imada,Toyohisa; Hoshina,Takuichi, CPU power adjustment method.
  6. Kwon, Jung Hyun; Lee, Sungeun; Jo, Sang Gu, Circuits relating to the calculation of power consumption of phase change memory devices, phase change memory systems including the same, and methods relating to the calculation of power consumption of phase change memory devices.
  7. Weber, Wolf-Dietrich; Fan, Xiaobo; Barroso, Luiz Andre, Computer and data center load determination.
  8. Weber, Wolf-Dietrich; Fan, Xiaobo; Barroso, Luiz Andre, Computer and data center load determination.
  9. Weber, Wolf-Dietrich; Fan, Xiaobo; Barroso, Luiz Andre, Computer and data center load determination.
  10. Weber, Wolf-Dietrich; Fan, Xiaobo; Barroso, Luiz Andre, Data center load monitoring for utilizing an access power amount based on a projected peak power usage and a monitored power usage.
  11. Ford, Simon Andrew; Bradley, Daryl Wayne; Milne, George James; Horley, John Michael, Energy management system configured to generate energy management information indicative of an energy state of processing elements.
  12. Greene, Michael A., Instruction scheduling based on power estimation.
  13. Weber, Wolf-Dietrich; Fan, Xiaobo; Barroso, Luiz Andre, Load control in a data center.
  14. Weber, Wolf-Dietrich; Fan, Xiaobo; Barroso, Luiz Andre, Load control in a data center.
  15. Hill,Stephen John, Low overhead integrated circuit power down and restart.
  16. Naffziger, Samuel D.; Nussbaum, Sebastien J., Managing current and power in a computing system.
  17. Kissell, Kevin D., Method and apparatus for disassociating power consumed within a processing system with instructions it is executing.
  18. Kissell, Kevin D., Method and apparatus for masking a microprocessor execution signature.
  19. Chris S. Browning ; Shekhar Y. Borkar ; Gregory E. Dermer, Method and apparatus for power throttling in a microprocessor using a closed loop feedback system.
  20. Nguyen Cau L. ; Setlur Harini G., Method and apparatus to identify a storage device within a digital system.
  21. Steinman, Maurice B.; Branover, Alexander J.; Krishnan, Guhan, Method for SOC performance and power optimization.
  22. Fan, Xiaobo; Hennecke, Mark D.; Heath, Taliver Brooks, Method of correlating power in a data center by fitting a function to a plurality of pairs of actual power draw values and estimated power draw values determined from monitored CPU utilization of a statistical sample of computers in the data center.
  23. Samueli, Henry; Tan, Loke K.; Putnam, Jeffrey S., Multi-mode variable rate digital cable receiver.
  24. Weber, Wolf-Dietrich; Fan, Xiaobo; Barroso, Luiz Andre, Powering a data center.
  25. Alapati, Sangram; Dugar, Amit; Kumar, Prathiba; Sadasivam, Satish K., Run-time task-level dynamic energy management.
  26. Alapati, Sangram; Dugar, Amit; Kumar, Prathiba; Sadasivam, Satish K., Run-time task-level dynamic energy management.
  27. Talkin, David; Brooks, Alec, Supplying grid ancillary services using controllable loads.
  28. Ageishi,Narutoshi; Fukami,Yukiyasu, Synthesis mode, synthesis writing mode, and reading mode for power saving in a portable device.
  29. Branover, Alexander J.; Govindan, Madhu Saravana Sibi; Krishnan, Guhan; Mohapatra, Hemant R.; Lueck, Andrew W., System and method for determining a power estimate for an I/O controller based on monitored activity levels and adjusting power limit of processing units by comparing the power estimate with an assigned power limit for the I/O controller.
  30. Zdravkovic,Andrej, System and method for reducing power consumption by estimating engine load and reducing engine clock speed.
  31. Peterson, Milford J., System and method of power management for computer processor systems.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로