$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Advanced modular cell placement system 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • G06F-017/50
출원번호 US-0798598 (1997-02-11)
발명자 / 주소
  • Scepanovic Ranko
  • Pavisic Ivan
  • Koford James S.
  • Andreev Alexander E.,RUX
  • Jones Edwin
출원인 / 주소
  • LSI Logic Corporation
대리인 / 주소
    Mitchell, Silberberg & Knupp LLP
인용정보 피인용 횟수 : 112  인용 특허 : 94

초록

A system for determining an affinity associated with relocating a cell located on a surface of a semiconductor chip to a different location on the surface is disclosed herein. Each cell may be part of a cell net containing multiple cells. The system initially defines a bounding box containing all ce

대표청구항

[ We claim:] [1.] A method for locating a plurality of elements on a surface, said method comprising the steps of:assigning the elements to portions of the surface;preplacing the elements onto the surface;repositioning the elements depending on affinities of the elements; andconnecting the elements

이 특허에 인용된 특허 (94)

  1. Davis Lawrence (Cambridge MA), Adaptive computing system.
  2. Holland John H. (3800 W. Huron River Dr. Ann Arbor MI 48103) Burks Arthur W. (3445 Vintage Valley Rd. Ann Arbor MI 48105), Adaptive computing system capable of learning and discovery.
  3. Hathaway David James ; Cohn John Maxwell, Adaptive incremental placement of circuits on VLSI chip.
  4. Ting Benjamin S. (Saratoga CA), Apparatus and method for partitioning resources for interconnections.
  5. Rogers Donald L. (San Jose CA), Apparatus and method for tracking and identifying printed circuit assemblies.
  6. Miki Yoshio (Kokubunji JPX) Suzuki Kei (Kokubunji CA JPX) Takamine Yoshio (Albany CA), Apparatus for wire routing of VLSI.
  7. Igarashi Mutsunori (Yokohama JPX) Kora Kaori (Yokohama JPX), Arrangement method for logic cells in semiconductor IC device.
  8. Murofushi Masako (Kanagawa JPX), Automatic floorplan operation apparatus.
  9. Murakata Masami (Tokyo JPX), Automatic placement method for arranging logic cells.
  10. Caccoma George A. (Poughkeepsie NY) Koestner Joseph H. (Hopewell Junction NY) O\Neill Brian C. (Millbrook NY) Tappen Frank M. (Plantation FL), Batch chip placement system.
  11. Hooper Donald F. (Northboro MA) Kundu Snehamay (Marlboro MA), Bitwise implementation mechanism for a circuit design synthesis procedure.
  12. Koford James S. (San Jose CA) Scepanovic Ranko (Cupertino CA) Jones Edwin R. (Sunnyvale CA) Boyle Douglas B. (Palo Alto CA) Rostoker Michael D. (Boulder Creek CA), Cell placement alteration apparatus for integrated circuit chip physical design automation system.
  13. Ding Cheng-Liang (San Jose CA) Wang Ting-Chi (Taipei TWX) Irwin Mary Jane (Spring Mills PA 4), Cell placement method for microelectronic integrated circuit combining clustering, cluster placement and de-clustering.
  14. Castelaz Patrick E. (Yorba Linda CA), Clustering and associate processor.
  15. Shaw Ching-Hao (Plano TX) Bosshart Patrick (Dallas TX) Matzke Douglas (Dallas TX) Kalyan Vibhu (Dallas TX) Houston Theodore W. (Richardson TX), Comprehensive logic circuit layout system.
  16. Bright Lyn E. ; Otruba Syatoboi, Computer controlled labeling machine for applying labels including stretch labels and tactilely sensible indicia on art.
  17. Rostoker Michael D. (Boulder Creek CA) Koford James S. (San Jose CA) Jones Edwin R. (Sunnyvale CA) Boyle Douglas B. (Palo Alto CA) Scepanovic Ranko (Cupertino CA), Computer implemented method for producing optimized cell placement for integrated circiut chip.
  18. Kimmel Milton J. (Somers NY), Configurable parallel pipeline image processing system.
  19. Cheng Chih-liang ("Eric"), Congestion-driven placement method and computer-implemented integrated-circuit design tool.
  20. DiGiacomo Angela (San Jose CA) Khokhani Kantilal H. (Wappingers Falls NY), Element placement method.
  21. Handa Keiichi (Kawasaki JPX), Element placement method and apparatus.
  22. Shaefer Craig G. (Charlestown MA), Genetic algorithm.
  23. Guha Aloke (Minneapolis MN) Harp Steven A. (St. Paul MN) Samad Tariq (Minneapolis MN), Genetic algorithm synthesis of neural networks.
  24. Harvey Robert L. (Lexington MA), Genetic algorithm technique for designing neural networks.
  25. Dunham Bradford (White Plains NY) Hickson ; Jr. Jerome B. (Yorktown Heights NY) Lewitan Hirsh (Monsey NY), Global wiring by removal of redundant paths.
  26. Heath Herbert E. (Los Angeles CA) Block Jay M. (Thousand Oaks CA), Hierarchical configurable gate array.
  27. Modarres Hossein (Mountain View CA) Raam Susan (Fremont CA) Lai Jiun-Hao (Santa Clara CA), Hierarchical floorplanner.
  28. Pryor Richard L. (Voorhees NJ) Cowhig William M. (Philadelphia PA), Hierarchical, computerized design of integrated circuits.
  29. Hong Se J. (Yorktown Heights NY) Nair Ravindra K. (Peekskill NY) Shapiro Eugene (Stamford CT), High speed machine for the physical design of very large scale integrated circuits.
  30. Azami Kae (Tokyo JPX) Hirano Hiroyuki (Tokyo JPX), Image forming lens system.
  31. Rostoker Michael D. (Boulder Creek CA) Koford James S. (San Jose CA) Jones Edwin R. (Sunnyvale CA) Boyle Douglas B. (Palo Alto CA) Scepanovic Ranko (Cupertino CA), Integrated circuit physical design automation system utilizing optimization process decomposition and parallel processin.
  32. Chi Mely C. (Murray Hill NJ), Integrated circuits with component placement by rectilinear partitioning.
  33. Linsker Ralph (Scarsdale NY), Iterative method for establishing connections and resulting product.
  34. Hopewell William D. (Ridgefield CT) Jackson Robert R. (Millbrook NY) Shaw Jerry C. (Ridgefield CT) Van Kessel Theodore G. (Millbrook NY), Latent-image control of lithography tools.
  35. Kawakami Yoshiyuki (Miyukihigashi JPX) Fukui Masahiro (Neyagawa JPX) Shigemoto Ichiro (Amagasaki JPX) Iwasaki Chie (Satanaka JPX), Layout pattern generation and geometric processing system for LSI circuits.
  36. Noble Alan C. (Sunnyvale CA), Locating a field of view in which selected IC conductors are unobscured.
  37. Kaida Hiromasa (Chiba JPX), Logic cell placement method for semiconductor integrated circuit.
  38. Noto Richard (Maple Shade NJ) Smith David C. (Williamstown NJ), Logic cell placement method in computer-aided-customization of universal arrays and resulting integrated circuit.
  39. Chene Mon R. (Cupertino CA) Trimberger Stephen M. (San Jose CA), Logic placement using positionally asymmetrical partitioning algorithm.
  40. Cocke John (Bedford Village NY) Malm Richard L. (San Jose CA) Shedletsky John J. (North Salem NY), Logic simulation machine.
  41. Hitchcock ; Sr. Robert B. (Binghamton NY) Graf Matthew C. (Highland NY), Logic simulation machine.
  42. Ng Charles H. (Sunnyvale CA), Machine process for routing interconnections from one module to another module and for positioning said two modules afte.
  43. Clemenson Gregory D. (Palo Alto CA), Method and apparatus for building knowledge-based systems.
  44. Bischoff Gabriel P. (Marlboro MA) Greenberg Steven S. (Bolton MA), Method and apparatus for circuit simulation using parallel processors including memory arrangements and matrix decomposi.
  45. Date Hiroshi (Hitachi JPX) Hayashi Terumine (Hitachi JPX), Method and apparatus for optimizing element placement and method and apparatus for deciding the optimal element placemen.
  46. Draney Marlow R. (Orem UT), Method and apparatus for recording and rearranging representations of objects in a model of a group of objects located u.
  47. Koford James S. (San Jose CA), Method and system for improving a placement of cells using energetic placement with alternating contraction and expansio.
  48. Hattori Toshihiro (Kokubunji JPX) Miura Chihei (Kodaira JPX) Miyamoto Shunsuke (Tokyo JPX), Method and system for layout design of integrated circuits with a data transferring flow.
  49. Kim Michelle Y. (Scarsdale NY), Method and system for providing a non-rectangular floor plan.
  50. Sato Koichi (Osaka JPX) Toyonaga Masahiko (Osaka JPX) Akino Toshiro (Osaka JPX), Method for VLSI layout pattern compaction by using direct access memory.
  51. Ueda Toshiaki (Kanagawa-ken JPX), Method for automatically optimizing cell placement.
  52. Wang Deborah C. (San Jose CA), Method for estimating routability and congestion in a cell placement for integrated circuit chip.
  53. Otten, Ralph H. J. M., Method for generating an optimized nested arrangement of constrained rectangles.
  54. Ashtaputre Sunil V. (San Jose CA) Wong Dale M. (San Francisco CA), Method for optimally placing components of a VLSI circuit.
  55. Wong Dale M. (San Francisco CA), Method for partitioning of connected circuit components before placement in one or more integrated circuits.
  56. Wong Dale M. (San Francisco CA), Method for placement of circuit components in an integrated circuit.
  57. Antreich Kurt (Germering DEX) Johannes Frank (Germering DEX) Kleinhans Jurgen (Munich DEX) Sigl Georg (Tutzing DEX), Method for placing modules on a carrier.
  58. Shikata Hiromi (Chiba JPX) Muraishi Yoshito (Ichihara JPX) Moriya Shoichi (Chiba JPX) Seki Naoyasu (Chiba JPX), Method of and apparatus for designing circuit block layout in integrated circuit.
  59. Mendel David W. (Menlo Park CA), Methods for allocating circuit elements between circuit groups.
  60. Scepanovic Ranko (San Jose CA) Koford James S. (San Jose CA) Kudryavstev Valeriy B. (Moscow RUX) Andreev Alexander E. (Moskovskaja RUX) Aleshin Stanislav V. (Moscow RUX) Podkolzin Alexander S. (Mosco, Microelectronic integrated circuit structure and method using three directional interconnect routing based on hexagonal.
  61. Finnerty James L. (Lexington MA), Minimizing the interconnection cost of electronically linked objects.
  62. Catlin Gary M. (Cupertino CA), Multiple processor accelerator for logic simulation.
  63. Lee Tsu-Chang (San Jose CA), Multiple-layer contour searching method and apparatus for circuit building block placement.
  64. Koza John R. (25372 La Rena La. Los Altos Hills CA 94022), Non-linear genetic algorithms for solving problems by finding a fit composition of functions.
  65. Scepanovic Ranko (Cupertino CA) D\Haeseleer Patrik (Atherton CA), Optimal pad location method for microelectronic circuit cell placement.
  66. Golio John M. (Chandler AZ) Turner Robert C. (Mesa AZ) Miller Monte G. (Phoenix AZ) Halchin David J. (Chandler AZ), Optimization method using parallel processors.
  67. Gelatt ; Jr. Charles D. (Chappaqua NY) Kirkpatrick Edward S. (Croton-on-Hudson NY), Optimization of an organization of many discrete elements.
  68. Boyle Douglas B. (Palo Alto CA) Koford James S. (San Jose CA) Scepanovic Ranko (Cupertino CA) Jones Edwin R. (Sunnyvale CA) Rostoker Michael D. (Boulder Creek CA), Optimization processing for integrated circuit physical design automation system using chaotic fitness improvement metho.
  69. Rostoker Michael D. ; Koford James S. ; Jones Edwin R. ; Boyle Douglas B. ; Scepanovic Ranko, Optimization processing for integrated circuit physical design automation system using optimally switched cost function.
  70. Dougherty Dawn K. (South Burlington VT), Optimized automated macro embedding for standard cell blocks.
  71. McDermith William O. (Colorado Springs CO) Banki Mehrdad (Colorado Springs CO) Bush Kevin M. (Colorado Springs CO), Partitioning of Boolean logic equations into physical logic devices.
  72. Scepanovic Ranko (San Jose CA) Koford James S. (San Jose CA) Kudryavtsev Valeriy B. (Moscow RUX) Andreev Alexander E. (Moskovskaja Oblast RUX) Aleshin Stanislav V. (Moscow RUX) Podkolzin Alexander S., Physical design automation system and method using hierarchical clusterization and placement improvement based on comple.
  73. Scepanovic Ranko ; Koford James S. ; Kudryvavtsev Valeriy B.,RUX ; Andreev Alexander E.,RUX ; Aleshin Stanislav V.,RUX ; Podkolzin Alexander S.,RUX ; Roseboom Edward M., Physical design automation system and process for designing integrated circuit chips using fuzzy cell clusterization.
  74. Scepanovic Ranko (San Jose CA) Koford James S. (San Jose CA) Kudryavtsev Valeriy B. (Moscow RUX) Andreev Alexander E. (Moskovskaja Oblast RUX) Aleshin Stanislav V. (Moscow RUX) Podkolzin Alexander S., Physical design automation system and process for designing integrated circuit chips using multiway partitioning with co.
  75. Dunlop Alfred E. (New Providence NJ) Kernighan Brian W. (Berkeley Heights NJ), Placement of components on circuit substrates.
  76. Okude Hiroaki (Takatsuki JPX) Toyonaga Masahiko (Takatsuki JPX) Akino Toshiro (Takatsuki JPX), Placement optimization system aided by CAD.
  77. Date Hiroshi (Hitachi) Hayashi Terumine (Hitachi JPX), Placement optimizing method/apparatus and apparatus for designing semiconductor devices.
  78. Carpenter Kurt D. (Essex Junction VT) Jackson Roger K. (Longmont CO) Lallier Keith W. (Essex Junction VT), Progressive insertion placement of elements on an integrated circuit.
  79. Hyduke Stanley M. (3525 Old Conejo Rd. ; Ste. #111 Newbury Park CA 91320), Simulation of selected logic circuit designs.
  80. Rostoker Michael D. ; Koford James S. ; Jones Edwin R. ; Boyle Douglas B. ; Scepanovic Ranko, Simultaneous placement and routing (SPAR) method for integrated circuit physical design automation system.
  81. Burstein Michael (Carmel NY) Hong Se J. (Yorktown Heights NY) Pelavin Richard N. (Chappaqua NY), Simultaneous placement and wiring for VLSI chips.
  82. Marcel Frdric E. (Verneuil-En-Halatte FRX) Maume Francois J. M. (Pont-Ste-Maxence FRX), Sound-proofing casing for a pneumatic percussive drill.
  83. Putatunda Rathindra N. (Marlton NJ) Smith David C. (Williamstown NJ) McNeary Stephen A. (Somerville NJ), Structured design method for high density standard cell and macrocell layout of VLSI chips.
  84. Shiohara Takahiro (Osaka JPX) Fukui Masahiro (Matsubara JPX), System for assigning positions of block terminals in a VLSI.
  85. Toyonaga Masahiko (Osaka JPX) Akino Toshiro (Osaka JPX) Okude Hiroaki (Osaka JPX), System for optimizing a physical organization of elements of an integrated circuit chip through the convergence of a red.
  86. Deering Michael F. (Mountain View CA) Hunt Neil (Mountain View CA), System for simulating electronic digital circuits.
  87. Kumar Niraj (Fremont CA) Meunier Jean P. (Los Gatos CA), Technique for modifying an integrated circuit layout.
  88. Burns Richard J. (Canyon Country CA) Mehranfar Stacy W. (Thousand Oaks CA), Technology independent integrated circuit mask artwork generator.
  89. Frankle Jon A. (San Jose CA) Chene Mon-Ren (Cupertino CA), Timing driven method for laying out a user\s circuit onto a programmable integrated circuit device.
  90. Agrawal Bhuwan (Chapel Hill NC) Bello Stephen E. (Kingston NY) Donath Wilm E. (Pleasantville NY) Han San Y. (Poughkeepsie NY) Hutt ; Jr. Joseph (Poughkeepsie NY) Kurtzberg Jerome M. (Yorktown Heights, Timing driven placement.
  91. Scepanovic Ranko (Cupertino CA) Ding Cheng-Liang (San Jose CA), Towards optical steiner tree routing in the presence of rectilinear obstacles.
  92. Scepanovic Ranko (Cupertino CA) Ding Cheng-Liang (San Jose CA), Towards optimal steiner tree routing in the presence of rectilinear obstacles.
  93. Smith Bradley J. (Converse TX), Weighted system and method for spatial allocation of a parallel load.
  94. Hiwatashi Tamotsu (Yokohama JPX), Wiring method for semiconductor integrated circuit.

이 특허를 인용한 특허 (112)

  1. Scepanovic Ranko ; Pavisic Ivan ; Koford James S. ; Andreev Alexander E.,RUX ; Jones Edwin, Advanced modular cell placement system.
  2. Padalia, Ketan; Ludwin, Adrian; Fung, Ryan; Betz, Vaughn, Apparatus and associated methods for parallelizing clustering and placement.
  3. Shinomiya Noriko,JPX ; Fukui Masahiro,JPX, Automatic routing method.
  4. Kanazawa Yuzi,JPX, Cell placement apparatus and method, and computer readable record medium having cell placement program recorded thereon.
  5. Teig, Steven; Fujimura, Akira; Caldwell, Andrew, Circular vias and interconnect-line ends.
  6. Teig, Steven; Caldwell, Andrew, Decomposing IC regions and embedding routes.
  7. Higuchi, Tetsuya; Murakawa, Masahiro; Kasai, Yuji; Kiryu, Shogo; Adachi, Toshio; Suzuki, Shiro, Electronic holding circuit and adjusting method thereof using a probabilistic searching technique.
  8. Chu,Chris Chong Nuen; Viswanathan,Natarajan, Fastplace method for integrated circuit design.
  9. Buczak, Anna L.; Wang, Henry, Genotic algorithm optimization method and network.
  10. Teig, Steven; Caldwell, Andrew; Jacques, Etienne, Gridless IC layout and method and apparatus for generating such a layout.
  11. Teig,Steven; Buset,Oscar, Hierarchical routing method and apparatus that use diagonal routes.
  12. Teig, Steven; Caldwell, Andrew, IC layout having topological routes.
  13. Teig, Steven; Fujimura, Akira; Caldwell, Andrew, IC layout with non-quadrilateral Steiner points.
  14. Teig, Steven; Caldwell, Andrew; Jacques, Etienne, IC layouts with at least one layer that has more than one preferred interconnect direction, and method and apparatus for generating such a layout.
  15. Athanassios Katsioulas ; Stan Chow ; Jacob Avidan ; Dimitris Fotakis, Integrated circuit architecture with standard blocks.
  16. Teig,Steven; Caldwell,Andrew; Jacques,Etienne, Integrated circuits with at least one layer that has more than one preferred interconnect direction, and method for manufacturing such IC's.
  17. Teig,Steven; Caldwell,Andrew, Interconnect lines with non-rectilinear terminations.
  18. Teig, Steven; Buset, Oscar, LP method and apparatus for identifying route propagations.
  19. Teig, Steven; Buset, Oscar, LP method and apparatus for identifying routes.
  20. Teig,Steven; Jacques,Etienne, Layouts with routes with different spacings in different directions on the same layer, and method and apparatus for generating such layouts.
  21. Teig,Steven; Jacques,Etienne, Layouts with routes with different widths in different directions on the same layer, and method and apparatus for generating such layouts.
  22. Alpert, Charles J.; Kim, Myung-Chul; Nam, Gi-Joon; Ramji, Shyam; Viswanathan, Natarajan, Local objective optimization in global placement of an integrated circuit design.
  23. Scepanovic Ranko ; Andreev Alexander E. ; Raspopovic Pedja, Memory-saving method and apparatus for partitioning high fanout nets.
  24. Teig, Steven; Buset, Oscar, Method and apparatus for adaptively selecting the wiring model for a design region.
  25. Teig,Steven; Deretsky,Zachary, Method and apparatus for computing capacity of a region for non-Manhattan routing.
  26. Teig,Steven; Caldwell,Andrew, Method and apparatus for computing cost of a path expansion to a surface.
  27. Teig,Steven; Ganley,Joseph L., Method and apparatus for computing placement costs.
  28. Teig, Steven; Caldwell, Andrew, Method and apparatus for costing a path expansion.
  29. Teig, Steven; Frankle, Jonathan, Method and apparatus for costing routes of nets.
  30. Teig,Steven; Caldwell,Andrew, Method and apparatus for decomposing a design layout.
  31. Teig,Steven; Caldwell,Andrew, Method and apparatus for decomposing a region of an integrated circuit layout.
  32. Teig,Steven; Caldwell,Andrew, Method and apparatus for decomposing a region of an integrated circuit layout.
  33. Teig, Steven; Caldwell, Andrew, Method and apparatus for defining vias.
  34. Teig, Steven; Caldwell, Andrew; Jacques, Etienne, Method and apparatus for defining vias.
  35. Teig, Steven; Caldwell, Andrew, Method and apparatus for determining viability of path expansions.
  36. Teig,Steven; Buset,Oscar; Chao,Heng Yi, Method and apparatus for diagonal routing by using several sets of lines.
  37. Teig, Steven; Caldwell, Andrew, Method and apparatus for generating multi-layer routes.
  38. Teig, Steven; Ganley, Joseph L., Method and apparatus for generating routes for groups of related node configurations.
  39. Teig, Steven; Caldwell, Andrew, Method and apparatus for generating topological routes for IC layouts using perturbations.
  40. Teig,Steven; Frankle,Jonathan, Method and apparatus for identifying a group of routes for a set of nets.
  41. Teig,Steven; Caldwell,Andrew, Method and apparatus for identifying a path between a set of source states and a set of target states in a triangulated space.
  42. Teig, Steven; Caldwell, Andrew, Method and apparatus for identifying a path between source and target states.
  43. Teig,Steven; Caldwell,Andrew, Method and apparatus for identifying a path between source and target states.
  44. Teig,Steven; Caldwell,Andrew, Method and apparatus for identifying a path between source and target states in a space with more than two dimensions.
  45. Teig,Steven; Caldwell,Andrew, Method and apparatus for identifying optimized via locations.
  46. Teig, Steven; Buset, Oscar, Method and apparatus for identifying propagation for routes with diagonal edges.
  47. Teig,Steven; Frankle,Jonathan; Jacques,Etienne, Method and apparatus for performing an exponential path search.
  48. Teig, Steven; Jacques, Etienne, Method and apparatus for performing geometric routing.
  49. Teig,Steven; Jacques,Etienne, Method and apparatus for performing routability checking.
  50. Teig, Steven; Ganley, Joseph L., Method and apparatus for pre-computing and using placement costs within a partitioned region for multiple wiring models.
  51. Teig, Steven; Ganley, Joseph L., Method and apparatus for pre-computing attributes of routes.
  52. Teig, Steven; Chao, Heng-Yi, Method and apparatus for pre-computing routes.
  53. Teig,Steven; Ganley,Joseph L.; Chao,Heng Yi, Method and apparatus for pre-computing routes.
  54. Teig, Steven; Ganley, Joseph L., Method and apparatus for pre-computing routes for multiple wiring models.
  55. Teig, Steven; Caldwell, Andrew, Method and apparatus for producing multi-layer topological routes.
  56. Teig, Steven; Buset, Oscar; Lin, Yang-Trung, Method and apparatus for producing sub-optimal routes for a net by generating fake configurations.
  57. Teig, Steven; Caldwell, Andrew, Method and apparatus for propagating a function.
  58. Teig, Steven; Caldwell, Andrew, Method and apparatus for propagating a piecewise linear function to a line.
  59. Teig, Steven; Caldwell, Andrew, Method and apparatus for propagating a piecewise linear function to a point.
  60. Teig,Steven; Caldwell,Andrew, Method and apparatus for propagating a piecewise linear function to a surface.
  61. Teig,Steven; Caldwell,Andrew, Method and apparatus for propagating cost functions.
  62. Teig, Steven; Caldwell, Andrew, Method and apparatus for proportionate costing of vias.
  63. Teig, Steven; Caldwell, Andrew, Method and apparatus for routing.
  64. Teig,Steven; Buset,Oscar, Method and apparatus for routing.
  65. Teig,Steven; Frankle,Jonathan, Method and apparatus for routing.
  66. Teig,Steven; Frankle,Jonathan; Jacques,Etienne; Caldwell,Andrew, Method and apparatus for routing.
  67. Teig,Steven; Frankle,Jonathan; Jacques,Etienne; Caldwell,Andrew, Method and apparatus for routing.
  68. Teig, Steven; Caldwell, Andrew, Method and apparatus for routing a set of nets.
  69. Teig,Steven; Caldwell,Andrew, Method and apparatus for routing a set of nets.
  70. Teig,Steven; Caldwell,Andrew, Method and apparatus for routing groups of paths.
  71. Teig, Steven; Caldwell, Andrew; Jacques, Etienne, Method and apparatus for routing nets in an integrated circuit layout.
  72. Teig, Steven; Caldwell, Andrew, Method and apparatus for routing sets of nets.
  73. Frankle, Jonathan; Caldwell, Andrew, Method and apparatus for routing with independent goals on different layers.
  74. Frankle,Jonathan; Caldwell,Andrew, Method and apparatus for routing with independent goals on different layers.
  75. Teig,Steven; Frankle,Jonathan, Method and apparatus for searching for a global path.
  76. Teig,Steven; Frankle,Jonathan, Method and apparatus for searching for a three-dimensional global path.
  77. Teig, Steven; Caldwell, Andrew, Method and apparatus for selecting a route for a net based on the impact on other nets.
  78. Teig,Steven; Frankle,Jonathan, Method and apparatus for solving an optimization problem in an integrated circuit layout.
  79. Teig,Steven; Caldwell,Andrew, Method and apparatus for specifying a cost function that represents the estimated distance between an external state and a set of states in a space.
  80. Teig,Steven; Caldwell,Andrew, Method and apparatus for specifying a cost function that represents the estimated distance between an external state and a set of states in a space.
  81. Teig,Steven; Caldwell,Andrew, Method and apparatus for specifying a distance between an external state and a set of states in space.
  82. Teig,Steven; Ganley,Joseph L., Method and apparatus for storing routes.
  83. Teig,Steven; Ganley,Joseph L., Method and apparatus for storing routes for groups of related net configurations.
  84. Chong, Philip; Szegedy, Christian, Method and system for approximate placement in electronic designs.
  85. Frankle, Jonathan; Gilchrist, III, John H.; Malhotra, Anish, Method and system for routing.
  86. Kamal Chaudhary ; Sudip K. Nag, Method for analytical placement of cells using density surface representations.
  87. Paul D Nuber, Method for estimating and displaying wiring congestion.
  88. Pitts, Robert L., Method for generating a mask layout and constructing an integrated circuit.
  89. Chakraborty, Kanad; Mukherjee, Maharaj, Method of configuring integrated circuits using greedy algorithm for partitioning of N points in P isothetic rectangles.
  90. Anand Minakshisundaran Balasubramanian,JPX ; Ohtani Hiroshi,JPX, Method of designing dummy wiring.
  91. Wang, Wei Jen; Hsu, Chen Hsien; Wang, Chien Kuo; Tsien, Dar Sun, Method of generating a standard cell layout and transferring the standard cell layout to a substrate.
  92. Chong, Philip; Szegedy, Christian, Method, system, and computer program product for implementing incremental placement in electronics design.
  93. Burstein, Michael, Methods and software for placement improvement based on global routing.
  94. Tetelbaum,Alexander, Minimal bends connection models for wire density calculation.
  95. Peter J. Camporese ; Allan H. Dansky ; Howard H. Smith, Minimal length method for positioning unit pins in a hierarchically designed VLSI chip.
  96. Teig, Steven; Caldwell, Andrew, Non-rectilinear polygonal vias.
  97. Crandall, John G.; Chatfield, Glen F., Optimization expert system.
  98. Chatfield,Glen F.; Crandall,John G., Optimization of a design.
  99. Majid Sarrafzadeh ; Lawrence Pileggi ; Sharad Malik ; Feroze Peshotan Taraporevala ; Abhijeet Chakraborty ; Gary K. Yeap ; Salil R. Raje ; Lilly Shieh ; Douglas B. Boyle ; Dennis Yamamoto, Placement method for integrated circuit design using topo-clustering.
  100. Sarrafzadeh, Majid; Pileggi, Lawrence; Malik, Sharad; Taraporevala, Feroze Peshotan; Chakraborty, Abhijeet; Yeap, Gary K.; Raje, Salil R.; Shieh, Lilly; Boyle, Douglas B.; Yamamoto, Dennis, Placement method for integrated circuit design using topo-clustering.
  101. Teig, Steven; Caldwell, Andrew, Polygonal vias.
  102. Hulse, Michael B.; Fusciello, Raffaele; Ruddy, Peter, Power stabilizer using under-utilized standard cells.
  103. Teig, Steven; Buset, Oscar, Probabilistic routing method and apparatus.
  104. Teig, Steven; Buset, Oscar; Jacques, Etienne, Routing method and apparatus.
  105. Teig,Steven; Buset,Oscar; Jacques,Etienne; Caldwell,Andrew; Frankle,Jonathan, Routing method and apparatus.
  106. Teig,Steven; Buset,Oscar; Jacques,Etienne, Routing method and apparatus that use of diagonal routes.
  107. Alpert, Charles J.; Kim, Myung-Chul; Nam, Gi-Joon; Ramji, Shyam; Viswanathan, Natarajan, Separate refinement of local wirelength and local module density in intermediate placement of an integrated circuit design.
  108. Andreev, Alexander E.; Vukovic, Vojislav, Spanning tree method for K-dimensional space.
  109. O Ruanaidh, Joseph; Swiatek, Marcin; Li, Xudong; Kalusche, Geert, System and method for tracking the movement of biological materials.
  110. Wu,Hao; Peng,Jie; Lin,Yu Long, System and method for verifying a layout of circuit traces on a motherboard.
  111. Teig,Steven; Caldwell,Andrew, Topological vias route wherein the topological via does not have a coordinate within the region.
  112. Alexander Andreev ; Ivan Pavisic ; Pedja Raspopovic, Wire routing optimization.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로