$\require{mediawiki-texvc}$
  • 검색어에 아래의 연산자를 사용하시면 더 정확한 검색결과를 얻을 수 있습니다.
  • 검색연산자
검색연산자 기능 검색시 예
() 우선순위가 가장 높은 연산자 예1) (나노 (기계 | machine))
공백 두 개의 검색어(식)을 모두 포함하고 있는 문서 검색 예1) (나노 기계)
예2) 나노 장영실
| 두 개의 검색어(식) 중 하나 이상 포함하고 있는 문서 검색 예1) (줄기세포 | 면역)
예2) 줄기세포 | 장영실
! NOT 이후에 있는 검색어가 포함된 문서는 제외 예1) (황금 !백금)
예2) !image
* 검색어의 *란에 0개 이상의 임의의 문자가 포함된 문서 검색 예) semi*
"" 따옴표 내의 구문과 완전히 일치하는 문서만 검색 예) "Transform and Quantization"

과학기술 지식인프라 ScienceON

상세검색 다국어 입력
도움말도움말

특허 상세정보

MyON담기
내보내기

Priority arbiter with shifting sequential priority scheme

국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판) G06F-017/30   
미국특허분류(USC) 707/09 ; 707/01 ; 707/010 ; 710/100 ; 710/111 ; 710/116 ; 710/117 ; 710/241 ; 710/200
출원번호 US-0049500 (1998-03-27)
발명자 / 주소
출원인 / 주소
인용정보 피인용 횟수 : 96  인용 특허 : 13
초록
▼

An improved data processing system and in particular an improved data processing system that more effectively manages a shared resource within a data processing system. More specifically, a method and apparatus for managing access to a shared resource between a plurality of devices simultaneously requesting access to the shared resource. The present invention implements a design that combines a priority configuration and a shifting sequential configuration. The access is controlled by an arbiter that determines access to the shared resource by granting f...

대표
청구항
▼

[ What is claimed is:] [24.] A data processing system, comprising:a plurality of devices, the plurality of devices including a plurality of shifting priority devices; andan arbiter, wherein the arbiter receives requests from the plurality of devices for access to a shared resource, and wherein if one of the plurality of devices is a priority device, the arbiter chooses the priority device to access the shared resource, and if a priority device is absent, the arbiter chooses a device having a highest priority from of the plurality of shifting priority dev...

이 특허에 인용된 특허 (13)

  1. Chen Ray (Folsom CA) Rabe Jeffrey L. (Gold River CA). Arbiter and arbitration process for a dynamic and flexible prioritization. USP1996085546548.
  2. Buch Bruce D. (Westborough MA) MacGregor Cecil D. (Milford MA). Arbiter with programmable dynamic request prioritization. USP1994045303382.
  3. Bomba Frank C. (Andover MA) Strecker William D. (Harvard MA) Jenkins Steven R. (Acton MA). Arbitration mechanism for assigning control of a communications path in a digital computer system. USP1988114787033.
  4. Sato Masami (Ishikawa JPX) Goto Yuichi (Kawasaki JPX). Bus arbiter and bus arbitrating method. USP1996125583999.
  5. Bass Brian M. (Wake NC) Ku Edward H. (Wake NC) Lin Bou-Chung (Wake NC) Sanaye Simin H. (Wake NC). Data processing system having dynamic priority task scheduling capabilities. USP1996015487170.
  6. McKinney Steven J. (Coral Springs FL) Earnshaw William E. (N. Lauderdale FL). Dual rotating priority arbitration method for a multiprocessor memory bus. USP1990054924380.
  7. Levenstein Sheldon B. (Rochester MN). Duplicated logic and interconnection system for arbitration among multiple information processors. USP1996125586331.
  8. Levenstein Sheldon B. (Rochester MN). Duplicated logic and interconnection system for arbitration among multiple information processors. USP1996105566305.
  9. Gallagher Andrew M. (Long Beach NY). Multimode resource arbiter providing round robin arbitration or a modified priority arbitration. USP1991125072363.
  10. Whittaker Bruce E. (Mission Viejo CA) Barajas Saul (Capistrano Beach CA) Watson Leland E. (Mission Viejo CA). Multiprocessor multifunction arbitration system with two levels of bus access including priority and normal requests. USP1992095146596.
  11. Oman Price W. (Raleigh NC) Rindos ; III Andrew J. (Durham NC). Priority generator for providing controllable guaranteed fairness in accessing a shared bus. USP1995025392033.
  12. Narayanan C. Murali (Wheaton IL) Zee Benjamin (Oak Park IL). Programmable memory-based arbitration system for implementing fixed and flexible priority arrangements. USP1989034814974.
  13. O\Connell Anne (Galway IEX) Creedon Tadhg (Galway IEX) Smith Deidre A. (Kildare IEX). Programmable priority arbiter. USP1993085241632.

이 특허를 인용한 특허 피인용횟수: 96

  1. Ramchandran, Amit. Adaptable datapath for a digital processing system. USP2013028380884.
  2. Ramchandran, Amit. Adaptable datapath for a digital processing system. USP2015049015352.
  3. Ramchandran, Amit. Adaptable datapath for a digital processing system. USP2014048706916.
  4. Ramchandran, Amit. Adaptable datapath for a digital processing system. USP2009107606943.
  5. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter J.. Adaptive integrated circuitry with heterogeneous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements. USP2015109164952.
  6. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter J.. Adaptive integrated circuitry with heterogeneous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements. USP2013098543795.
  7. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter James. Adaptive integrated circuitry with heterogeneous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements. USP2013098533431.
  8. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter James. Adaptive integrated circuitry with heterogenous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements. USP2013098543794.
  9. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter James. Adaptive processor for performing an operation with simple and complex units each comprising configurably interconnected heterogeneous elements. USP2013018356161.
  10. Master, Paul L.; Uvacek, Bohumir. Apparatus and method for adaptive multimedia reception and transmission in communication environments. USP2015049002998.
  11. Martin San Juan GB. Apparatus and method for testing master logic units within a data processing apparatus. USP2002106463488.
  12. Master, Paul L.; Smith, Stephen J.; Watson, John. Apparatus, method, system and executable module for configuration and operation of adaptive integrated circuitry having fixed, application specific computational elements. USP2016059330058.
  13. Master, Paul L.; Smith, Stephen J.; Watson, John. Apparatus, method, system and executable module for configuration and operation of adaptive integrated circuitry having fixed, application specific computational elements. USP2014118880849.
  14. Master, Paul L.; Smith, Stephen J.; Watson, John. Apparatus, method, system and executable module for configuration and operation of adaptive integrated circuitry having fixed, application specific computational elements. USP2012088250339.
  15. Master, Paul L.; Smith, Stephen J.; Watson, John. Apparatus, system and method for configuration of adaptive integrated circuitry having fixed, application specific computational elements. USP2017039594723.
  16. Master, Paul L.; Smith, Stephen J.; Watson, John. Apparatus, system and method for configuration of adaptive integrated circuitry having heterogeneous computational elements. USP2012078225073.
  17. Hadwiger, Rainer R.; Krivacek, Paul D.; Sørensen, Jørn; Birk, Palle. Bus arbitration method employing a table of slots suitably distributed amongst bus masters. USP2005056895459.
  18. Yeh, Ming-Yuh; Weng, Chi-Shun; Li, Ming-Je; Fang, Kai-Yi; Hsieh, Meng-Han. Circuit and method for setting data and their application to integrated circuit. USP2016109473344.
  19. Beck, Kenneth S.. Clustered file systems for mix of trusted and untrusted nodes. USP2013118578478.
  20. Beck, Kenneth. Clustered filesystem with data volume snapshot. USP2017109792296.
  21. Beck, Kenneth. Clustered filesystem with data volume snapshot. USP2015049020897.
  22. Beck, Kenneth. Clustered filesystem with data volume snapshot maintenance. USP2013098527463.
  23. Beck, Kenneth. Clustered filesystem with interruptible token acquisition. USP2010107814058.
  24. Beck, Kenneth S.. Clustered filesystem with membership version support. USP2016129519657.
  25. Beck, Kenneth S.. Clustered filesystem with membership version support. USP2014038683021.
  26. Beck, Kenneth S.. Clustered filesystems for mix of trusted and untrusted nodes. USP2016089405606.
  27. Heidari, Ghobad; Chang, Kuor Hsin; Master, Paul L.; Hogenauer, Eugene B.; Scheuermann, Walter James. Communications module, device, and method for implementing a system acquisition function. USP2009117620097.
  28. Master, Paul L.; Watson, John. Configurable hardware based digital imaging apparatus. USP2009107609297.
  29. Scheuermann, W. James; Hogenauer, Eugene B.. Control node for multi-core system. USP20190110185502.
  30. James C. Lundberg ; Ronald Lynn Cleven. Critical resource management. USP2002086434559.
  31. Lundberg, James C.; Cleven, Ronald Lynn. Critical resource management. USP2010057725491.
  32. Cherukuri, Ravi K.; Vaidyanathan, Arun; Anathakrishnan, Viswesh. Data rate division among a plurality of input queues. USP2004056732209.
  33. Teh, Chee Hak; Hunter, Arthur. Demotion-based arbitration. USP2010037685346.
  34. Chrysos George Z. ; Snyder ; II Wilson P.. Dynamically disabling speculative prefetch when high priority demand fetch opportunity use is high. USP2001056233645.
  35. Chrysos George Z. ; Snyder ; II Wilson P.. Dynamically inhibiting competing resource requesters in favor of above threshold usage requester to reduce response delay. USP2001116324616.
  36. Furtek, Frederick Curtis; Master, Paul L.. External memory controller. USP2012098266388.
  37. Furtek, Frederick Curtis; Master, Paul L.. External memory controller node. USP2014078769214.
  38. Furtek, Fredrick Curtis; Master, Paul L.. External memory controller node. USP2011077984247.
  39. Furtek, Fredrick Curtis; Master, Paul L.. External memory controller node. USP2011077979646.
  40. Black, Alistair D.; Chan, Kurt. Fibre channel arbitrated loop bufferless switch circuitry to increase bandwidth without significant increase in cost. USP2014088798091.
  41. Black, Alistair D.; Chan, Kurt. Fibre channel arbitrated loop bufferless switch circuitry to increase bandwidth without significant increase in cost. USP2014078767756.
  42. Black, Alistair D.; Chan, Kurt. Fibre channel arbitrated loop bufferless switch circuitry to increase bandwidth without significant increase in cost. USP2014078774199.
  43. Black, Alistair D.; Chan, Kurt. Fibre channel arbitrated loop bufferless switch circuitry to increase bandwidth without significant increase in cost. USP2014068750320.
  44. Black,Alistair D.; Chan,Kurt. Fibre channel arbitrated loop bufferless switch circuitry to increase bandwidth without significant increase in cost. USP2008047366190.
  45. Dotson, Gary Dan. Group shifting and level shifting rotational arbiter system. USP2003126665760.
  46. Scheuermann,Walter James. Hardware implementation of the secure hash standard. USP2009027489779.
  47. Scheuermann, W. James; Hogenauer, Eugene B.. Hardware task manager. USP2017059665397.
  48. Scheuermann, W. James; Hogenauer, Eugene B.. Hardware task manager. USP2012068200799.
  49. Scheuermann, W. James; Hogenauer, Eugene B.. Hardware task manager. USP2010017653710.
  50. Scheuermann, W. James; Hogenauer, Eugene B.. Hardware task manager. USP2014078782196.
  51. Sambhwani, Sharad; Heidari, Ghobad. Low I/O bandwidth method and system for implementing detection and identification of scrambling codes. USP2013058442096.
  52. Sambhwani, Sharad; Heidari, Ghobad. Low I/O bandwidth method and system for implementing detection and identification of scrambling codes. USP2010027668229.
  53. Sambhwani,Sharad; Heidari,Ghobad. Low I/O bandwidth method and system for implementing detection and identification of scrambling codes. USP2009037512173.
  54. Chen, Wen-Tzer T.; Johns, Charles R.; Raghavan, Ram; Wottreng, Andrew H.. Mechanisms for priority control in resource allocation. USP2012058180941.
  55. Hellwig,Frank; K��nig,Dietmar. Method and apparatus for allocating bus access rights in multimaster bus systems. USP2008057373445.
  56. Yamamoto,Hitoshi. Method and apparatus for bus arbitration capable of effectively altering a priority order. USP2006087093045.
  57. Kulick,S. Steven; Ram,Rajee S.; Tan,Sin Sim; Naqib,Rami A.. Method and apparatus to resolve instruction starvation. USP2006067065596.
  58. Master, Paul L.. Method and system for achieving individualized protected space in an operating system. USP2010027660984.
  59. Master, Paul L.. Method and system for creating and programming an adaptive computing engine. USP2011017865847.
  60. Plunkett, Robert T.; Heidari, Ghobad; Master, Paul L.. Method and system for managing hardware resources to implement system functions using an adaptive computing architecture. USP2015059037834.
  61. Plunkett, Robert T.; Heidari, Ghobad; Master, Paul L.. Method and system for managing hardware resources to implement system functions using an adaptive computing architecture. USP2016079396161.
  62. Plunkett, Robert T.; Heidari, Ghobad; Master, Paul L.. Method and system for managing hardware resources to implement system functions using an adaptive computing architecture. USP2013118589660.
  63. Plunkett, Robert T.; Heidari, Ghobad; Master, Paul L.. Method and system for managing hardware resources to implement system functions using an adaptive computing architecture. USP2010077752419.
  64. Scheuermann, W. James. Method and system for reconfigurable channel coding. USP2014078767804.
  65. Scheuermann, W. James. Method and system for reconfigurable channel coding. USP2012088249135.
  66. Scheuermann, W. James. Method and system for reconfigurable channel coding. USP2010107809050.
  67. Scheuermann, W. James. Method and system for reconfigurable channel coding. USP2010107822109.
  68. Master, Paul L.; Scheuermann, W. James. Method and system for reducing the time-to-market concerns for embedded system design. USP2009117620678.
  69. Menguy, Thomas. Method for managing the shared resources of a computer system, a module for supervising the implementation of same and a computer system having one such module. USP2014048701116.
  70. Mikael,Mortensen; Larsen,Rene R.. Method of accessing a resource by a process based on a semaphore of another process. USP2007027174552.
  71. Tsai, Chau-Chad; Chuang, Wen-Hao; Tsai, Chi-Che. Method of adjusting an access sequencing scheme for a number of PCI- compliant units coupled to a PCI bus system. USP2004016678771.
  72. Clark, Scott Douglas; Day, Michael Norman; Johns, Charles Ray; Wottreng, Andrew Henry. Method of resource allocation using an access control mechanism. USP2009057530068.
  73. Morita, Tetsuya. Method, apparatus, and computer product for managing image formation resources. USP2015049007644.
  74. Morita, Tetsuya. Method, apparatus, and computer product for managing image formation resources. USP2014068760700.
  75. Morita, Tetsuya. Method, apparatus, and computer product for managing image formation resources. USP2016039277093.
  76. Master,Paul L.; Hogenauer,Eugene; Wu,Bicheng William; Chuang,Dan MingLun; Freeman Benson,Bjorn. Method, system and program for developing and scheduling adaptive integrated circuity and corresponding control or configuration information. USP2009017478031.
  77. Gish,David W.; Massa,Don V.. Method, system, and apparatus for an adaptive weighted arbiter. USP2008037350003.
  78. Moss,Robert W.. Methods and structure for dynamic modifications to arbitration for a shared resource. USP2006016985985.
  79. Moore, Daniel; Gildfind, Andrew. Multi-class heterogeneous clients in a clustered filesystem. USP2017039606874.
  80. Moore, Daniel; Gildfind, Andrew. Multi-class heterogeneous clients in a clustered filesystem. USP2013038396908.
  81. Moore, Daniel; Gilfind, Andrew. Multi-class heterogeneous clients in a clustered filesystem. USP2014098838658.
  82. Chaudhari,Sunil C.; Liu,Jonathan W.; Patel,Manan; Duresky,Nicholas E.. Multilevel fair priority round robin arbiter. USP2006117143219.
  83. Bennett, Joseph A.. Preventing starvation of agents on a bus bridge. USP2004026697904.
  84. Chen, Wen Tzer T.; Johns, Charles R.; Raghavan, Ram; Wottreng, Andrew H.. Priority control in resource allocation for low request rate, latency-sensitive units. USP2009127631131.
  85. Mark W. Johnson. Priority-encoding device selection using variable arbitrary rankings. USP2002066411218.
  86. Master, Paul L.. Profiling of software and circuit designs utilizing data operation analyses. USP2012098276135.
  87. Chae,Kwan yeob. Programmable fixed priority and round robin arbiter for providing high-speed arbitration and bus control method therein. USP2006077073003.
  88. Lai, Siaw Kang. Providing a fine-grained arbitration system. USP2016079390039.
  89. Lai, Siaw Kang. Providing a fine-grained arbitration system. USP2014038667197.
  90. Wehrman, Geoffrey; Roehrich, Dean. Relocation of metadata server with outstanding DMAPI requests. USP2016039275058.
  91. Li-Jau Steven Yang. Single cycle modified round-robin arbitration with embedded priority. USP2002106467002.
  92. Master,Paul L.; Watson,John. Storage and delivery of device features. USP2009027493375.
  93. Master, Paul L.; Watson, John. System for adapting device standards after manufacture. USP2009107602740.
  94. Master, Paul L.; Watson, John. System for authorizing functionality in adaptable hardware devices. USP201109E042743.
  95. Katragadda, Ramana; Spoltore, Paul; Howard, Ric. Task definition for specifying resource requirements. USP2012018108656.
  96. Raghavan,Ram; Chen,Wen Tzer Thomas. Token swapping for hot spot management. USP2006026996647.

IPC 상위 출원인