$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Thermally enhanced packaged semiconductor assemblies 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • H01L-023/02
  • H01L-023/12
  • H01L-023/28
  • H05K-005/06
출원번호 US-0740856 (1996-11-04)
발명자 / 주소
  • Distefano Thomas H.
출원인 / 주소
  • Tessera, Inc.
대리인 / 주소
    Lerner, David, Littenberg, Krumholz & Mentlik, LLP
인용정보 피인용 횟수 : 116  인용 특허 : 38

초록

A thermally enhanced semiconductor package includes a sheet metal cap having flexible flanges provided with solder contacts for reliable attachment to a circuit board. The package assembly further includes a semiconductor chip with a contact-bearing front surface facing forwardly, and chip bonding c

대표청구항

[ What is claimed is:] [1.] A packaged semiconductor chip assembly for mounting on a substrate, said assembly comprising:(a) a metallic cap defining a rear wall, at least one side wall projecting forwardly from the rear wall and at least one flange projecting from said at least one side wall at a fo

이 특허에 인용된 특허 (38)

  1. Adler Stanford L. (Warwick NY) Campisi John (Riverside CT) Leong Koon-Wah (Ossining NY), Analytical test device and the use thereof.
  2. Banerji Kingshuk (Plantation FL) Nounou Fadia (Plantation FL) Mullen ; III William B. (Boca Raton FL), Backplane grounding for flip-chip integrated circuit.
  3. Hoffman Paul R., Ball grid array electronic package standoff design.
  4. Neugebauer Constantine A. (Schenectady NY) Temple Victor A. K. (Jonesville NY), Batch assembly of high density hermetic packages for power semiconductor chips.
  5. Dalal Hormazdyar M. ; Gaudenzi Gene Joseph ; Gorrell Rebecca Y. ; Takacs Mark A. ; Travis ; Jr. Kenneth J., Capacitor with multi-level interconnection technology.
  6. Andros Frank Edward ; Bupp James Russell ; DiPietro Michael ; Hammer Richard Benjamin, Electronic package with thermally conductive support member having a thin circuitized substrate and semiconductor device.
  7. Poetzinger Steven Eugene, Flexible laminate module including spacers embedded in an adhesive.
  8. Bearinger Clayton R. (Midland MI) Camilletti Robert C. (Midland MI) Kilby Jack S. (Dallas TX) Haluska Loren A. (Midland MI) Michael Keith W. (Midland MI), Flip chip silicone pressure sensitive conductive adhesive.
  9. Berndlmaier Erich (Wappingers Falls NY) Clark Bernard T. (Poughquag NY) Dorler Jack A. (Wappingers Falls NY), Heat transfer structure for integrated circuit package.
  10. Temple Victor A. K. (Clifton NY) Glascock ; II Homer H. (Millis MA), Hermetic package for a high power semiconductor device.
  11. Schulman Joseph H. ; Canfield Lyle Dean, Hermetically sealed electrical feedthrough for use with implantable electronic devices.
  12. Costigan Jack P. (Mountaintop PA), Hermetically sealed housing with welding seal.
  13. Teng Kun-Tang,TWX ; Jian Shin-Tang,TWX ; Huang Shu-Chen,TWX, Integrated circuit package provided with multiple heat-conducting paths for enhancing heat dissipation and wrapping arou.
  14. Ross Richard J. (Moraga CA), Integrated circuit packages with heat dissipation for high current load.
  15. Blair Kelvin R. (Tempe AZ) Furman Lynn C. (Tempe AZ) Knott David M. (Scottsdale AZ), Low-cost power device package with quick-connect terminals and electrically isolated mounting means.
  16. Chen Yang C. (Whitehall Township ; Lehigh County PA), Manufacture of semiconductor devices and novel lead frame assembly.
  17. Mahulikar Deepak (Madison CT) Hoffman Paul R. (Modesto CA) Braden Jeffrey S. (Livermore CA), Metal ball grid array package with improved thermal conductivity.
  18. Sherif Raed A. ; Courtney Mark Gerard ; Edwards David Linn ; Fahey Albert Joseph ; Hopper Gregory Scott ; Iruvanti Sushumna ; Jones Charles Frederick ; Messina Gaetano Paolo, Method and apparatus for cooling of chips using a plurality of customized thermally conductive materials.
  19. Abe Yoshinari (Kawasaki JPX), Method and device for managing programs.
  20. Braden Jeffrey S. (Milpitas CA), Method for housing a tape-bonded electronic device and the package employed.
  21. Hajime Hirofumi,JPX ; Yubitani Toshiharu,JPX, Method of manufacturing semiconductor wafers.
  22. DiStefano Thomas H. (Monte Sereno CA) Smith John W. (Palo Alto CA), Microelectronic mounting with multiple lead deformation and bonding.
  23. Hoffman Louis S. (Morristown NJ), Package having sealed closing means.
  24. Wszolek ; Walter R., Plastisol composition and container closure gasket made therefrom.
  25. Bhattacharyya Bidyut K. (Chandler AZ) Wilson J. D. (Phoenix AZ), Power distribution lid for IC package.
  26. Hoffman Louis S. (Morristown NJ) Kurlander Susan L. (Hoboken NJ), Sealed moistureproof container.
  27. Gross Larry D. ; Cadovius Richard W.,CAX, Semiconductor cap.
  28. Khandros Igor Y. (Peekskill NY) DiStefano Thomas H. (Bronxville NY), Semiconductor chip assemblies having interposer and flexible lead.
  29. Khandros Igor Y. (Peekskill NY) DiStefano Thomas H. (Bronxville NY), Semiconductor chip assemblies with fan-in leads.
  30. DiStefano, Thomas H.; Grube, Gary W.; Khandros, Igor Y.; Mathiew, Gaetan, Semiconductor connection components and method with releasable lead support.
  31. Knapp James H. (Chandler AZ) Nelson Keith E. (Tempe AZ), Semiconductor device package and method of making.
  32. Hosomi Eiichi,JPX ; Tazawa Hiroshi,JPX ; Takubo Chiaki,JPX ; Shibasaki Koji,JPX, Semiconductor device, method of fabricating the same and copper leads.
  33. Temple Victor A. K. (Clifton Park NY), Semiconductor devices and methods of assembly thereof.
  34. Tachibana Hirofumi,JPX, Semiconductor package and method of manufacturing the same.
  35. Arima Hideo (Yokohama JPX) Matsui Kiyoshi (Yokohama JPX) Takeda Kenji (Kamakura JPX), Semiconductor package employing substrate assembly having a pair of thin film circuits disposed one on each of oppositel.
  36. Miura Shinya (Hadano JPX) Kanda Kouzou (Hadano JPX) Shirai Mitsugu (Hadano JPX), Semiconductor package with metalized portions.
  37. Nishihara Kunio (Kanagawa JPX) Hosono Youichi (Kanagawa JPX) Nagamine Kunihiro (Kanagawa JPX) Kayama Takashi (Kanagawa JPX) Ishikawa Takayuki (Kanagawa JPX), Solid printed substrate and electronic circuit package using the same.
  38. Lin Paul T. (Austin TX) McShane Michael B. (Austin TX), Thin, molded, surface mount electronic device.

이 특허를 인용한 특허 (116)

  1. Casey, Jon A.; Corbin, Jr., John S.; Danovitch, David; Depatie, Isabelle; Jadhav, Virendra R.; Liptak, Roger A.; Marston, Kenneth C.; Muncy, Jennifer V.; Ouimet, Sylvain; Salvas, Eric, Achieving mechanical and thermal stability in a multi-chip package.
  2. Lee, Sang Ho; Ju, Jong Wook; Kwon, Hyeog Chan, Adhesive/spacer island structure for multiple die package.
  3. Lee, Sang Ho; Ju, Jong Wook; Kwon, Hyeog Chan; Karnezos, Marcos, Adhesive/spacer island structure for stacking over wire bonded die.
  4. Stadler, Wolfgang; Gossner, Harald; Gaertner, Reinhold, Attachment member for semiconductor sensor device.
  5. Burtzlaff,Robert; Haba,Belgacem; Humpston,Giles; Tuckerman,David B.; Warner,Michael; Mitchell,Craig S., Back-face and edge interconnects for lidded package.
  6. Bolken,Todd O.; Cobbley,Chad A., Ball grid array packages with thermally conductive containers.
  7. Hembree,David R., Chip on board and heat sink attachment methods.
  8. Lee, Jin-Yuan; Huang, Ching-Cheng; Lin, Mou-Shiung, Chip package.
  9. Yu, Xuequan; Bai, Yadong; Yu, Ping, Chip package and packaging method.
  10. Bolken,Todd O.; Baerlocher,Cary J.; Corisis,David J.; Cobbley,Chad A., Circuit and substrate encapsulation methods.
  11. Ng, Melissa Mei Ching; Ng, Mei Chin; Lim, Peng Soon, Clip frame semiconductor packages and methods of formation thereof.
  12. Toth, Marcus; Schober, Joachim Heinz; Schmallegger, Peter; Sauer, Veronika, Data carrier having an IC module with a protection mechanism for protecting the parts of the IC module from mechanical stress.
  13. Kitade, Kazuhiko, Electronic component and manufacturing method therefor.
  14. Goetschalckx, Paul August Jozef Karel Louis, Electronic element with a shielding.
  15. Shim, Il Kwon; Han, Byung Joon; Ramakrishna, Kambhampati; Chow, Seng Guan, Encapsulant cavity integrated circuit package system and method of fabrication thereof.
  16. Haemer,Joseph Michael; Chong,Fu Chiung; Modlin,Douglas N., Enhanced compliant probe card systems having improved planarity.
  17. Mok,Sammy; Chong,Fu Chiung; Milter,Roman, Enhanced stress metal spring contactor.
  18. Clore, Nicholas G., Fabricating a microelectronics lid using sol-gel processing.
  19. Zhao, Sam Ziqun; Khan, Reza-ur Rahman, Flip chip package including a non-planar heat spreader and method of making the same.
  20. Lange, Bernhard P; Coyle, Anthony L, Flip chip package with advanced electrical and thermal properties for high current designs.
  21. Lange,Bernhard P.; Coyle,Anthony L., Flip chip package with advanced electrical and thermal properties for high current designs.
  22. Myers,Bruce A.; Peugh,Darrel E.; Sanftleben,Henry M., Fluid-cooled electronic system.
  23. Stewart,Thomas E.; Furuta,Steven J., Heat sink and electromagnetic interference reduction device.
  24. Bottoms, Wilmer R.; Chong, Fu Chiung; Mok, Sammy; Modlin, Douglas, High density interconnect system for IC packages and interconnect assemblies.
  25. Chong, Fu Chiung; Kao, Andrew; McKay, Douglas; Litza, Anna; Modlin, Douglas; Mok, Sammy; Parekh, Nitin; Swiatowiec, Frank John; Shan, Zhaohui, High density interconnect system having rapid fabrication cycle.
  26. Chong, Fu Chiung; Kao, Andrew; McKay, Douglas; Litza, Anna; Modlin, Douglas; Mok, Sammy; Parekh, Nitin; Swiatowiec, Frank John; Shan, Zhaohui, High density interconnect system having rapid fabrication cycle.
  27. Chong,Fu Chiung; Kao,Andrew; McKay,Douglas; Litza,Anna; Modlin,Douglas; Mok,Sammy; Parekh,Nitin; Swiatowiec,Frank John; Shan,Zhaohui, High density interconnect system having rapid fabrication cycle.
  28. Beroz,Masud; Warner,Michael; Smith,Lee; Urbish,Glenn; Kang,Teck Gyu; Park,Jae M.; Kubota,Yoichi, High frequency chip packages with connecting elements.
  29. Warner, Michael, High-frequency chip packages.
  30. Warner, Michael, High-frequency chip packages.
  31. Warner,Michael; Smith,Lee; Haba,Belgacem; Urbish,Glenn; Beroz,Masud; Kang,Teck Gyu, High-frequency chip packages.
  32. Garnett,Paul J.; Wrycraft,Sean Conor, Integral heatsink grounding arrangement.
  33. Dosdos, S. Gabriel R.; Kim, Dong Wook, Integrated circuit package and method of forming an integrated circuit package.
  34. Chien Ping Huang TW, Integrated circuit package configuration having an encapsulating body with a flanged portion and an encapsulating mold for molding the encapsulating body.
  35. Huang, Chien Ping, Integrated circuit package configuration having an encapsulating body with a flanged portion and an encapsulating mold for molding the encapsulating body.
  36. Park, Soo-San; Kwon, Hyeog Chan; Lee, Sang-Ho; Ha, Jong-Woo, Integrated circuit package system including stacked die.
  37. Pendse, Rajendra D., Integrated circuit package system including zero fillet resin.
  38. Shim, Il Kwon; Han, Byung Joon; Ramakrishna, Kambhampati; Chow, Seng Guan, Integrated circuit package system with an encapsulant cavity and method of fabrication thereof.
  39. Chow, Seng Guan; Shim, II Kwon; Han, Byung Joon, Integrated circuit package system with exposed interconnects.
  40. Zohni, Nael; Nagarajan, Kumar; Boja, Ronilo, Integrated circuit packaging devices and methods.
  41. Shim, Il Kwon; Han, Byung Joon; Ramakrishna, Kambhampati; Chow, Seng Guan, Integrated circuit packaging system with a component in an encapsulant cavity and method of fabrication thereof.
  42. Lin, Yu-Cheng; Shih, Hui-Shen, Interlayer dielectric layer with two tensile dielectric layers.
  43. Haba, Belgacem; Kubota, Yoichi, Manufacture of mountable capped chips.
  44. Chong, Fu Chiung; Mok, Sammy, Massively parallel interface for electronic circuit.
  45. Chong,Fu Chiung; Mok,Sammy, Massively parallel interface for electronic circuit.
  46. Darwish Rashwan B. ; Huynh Trung, Memory bar and related circuits and methods.
  47. Lin, Yu-Cheng; Shih, Hui-Shen, Method for fabricating interlayer dielectric layer.
  48. Karnezos,Marcos, Method for making a semiconductor multi-package module having wire bond interconnect between stacked packages.
  49. Karnezos, Marcos; Carson, Flynn; Kim, Youngcheol, Method for making semiconductor multipackage module including die and inverted land grid array package stacked over ball grid array package.
  50. Karnezos,Marcos, Method of fabricating a semiconductor assembly including chip scale package and second substrate with exposed substrate surfaces on upper and lower sides.
  51. Karnezos, Marcos, Method of fabricating a semiconductor multi package module having an inverted package stacked over ball grid array (BGA) package.
  52. Karnezos,Marcos, Method of fabricating a semiconductor multi-package module having a second package substrate with an exposed metal layer wire bonded to a first package substrate.
  53. Karnezos,Marcos, Method of fabricating a semiconductor multi-package module having inverted land grid array (LGA) package stacked over ball grid array (BGA) package.
  54. Karnezos, Marcos, Method of fabricating a semiconductor multi-package module having wire bond interconnect between stacked packages.
  55. Karnezos, Marcos, Method of fabricating a semiconductor multipackage module including a processor and memory package assemblies.
  56. Lee, Jin-Yuan; Huang, Ching-Cheng; Lin, Mou-Shiung, Method of fabricating chip package.
  57. Karnezos, Marcos, Method of fabricating module having stacked chip scale semiconductor packages.
  58. Kitade, Kazuhiko, Method of producing electronic component.
  59. Lee, Jin-Yuan; Chen, Ying-Chih; Lin, Mou-Shiung, Method of wire bonding over active area of a semiconductor circuit.
  60. Lee, Jin-Yuan; Chen, Ying-Chih; Lin, Mou-Shiung, Method of wire bonding over active area of a semiconductor circuit.
  61. Lee, Jin-Yuan; Chen, Ying-Chih; Lin, Mou-Shiung, Method of wire bonding over active area of a semiconductor circuit.
  62. Lee, Jin-Yuan; Chen, Ying-Chih; Lin, Mou-Shiung, Method of wire bonding over active area of a semiconductor circuit.
  63. Lee, Jin-Yuan; Chen, Ying-Chih; Lin, Mou-Shiung, Method of wire bonding over active area of a semiconductor circuit.
  64. Lee, Jin-Yuan; Chen, Ying-chih, Method of wire bonding over active area of a semiconductor circuit.
  65. Zilber, Gil; Katraro, Reuven; Aksenton, Julia; Oganesian, Vage, Methods and apparatus for packaging integrated circuit devices.
  66. Zilber,Gil; Aksenton,Julia; Oganesian,Vage, Methods and apparatus for packaging integrated circuit devices.
  67. Zilber,Gil; Aksenton,Julia; Oganesian,Vage, Methods and apparatus for packaging integrated circuit devices.
  68. Zilber,Gil; Katraro,Reuven; Aksenton,Julia; Oganesian,Vage, Methods and apparatus for packaging integrated circuit devices.
  69. Beroz, Masud; Kong, Bob Wen Zhong; Warner, Michael, Methods of making microelectronic packages including electrically and/or thermally conductive element.
  70. Warner,Michael; Haba,Belgacem; Beroz,Masud, Microelectronic assemblies incorporating inductors.
  71. Nystrom, Michael J.; Humpston, Giles, Microelectronic assembly with multi-layer support structure.
  72. Nystrom, Michael J.; Humpston, Giles, Microelectronic assembly with multi-layer support structure.
  73. Subramanian, Jai, Microelectronic packages having rail along portion of lid periphery.
  74. Karnezos,Marcos, Module having stacked chip scale semiconductor packages.
  75. Schnell,Tim, Motion detector camera.
  76. Chow, Seng Guan; Kuan, Heap Hoe, Multi-chip package system.
  77. Chan,Vincent; Ho,Samuel, Multi-die module.
  78. Karnezos, Marcos, Multiple chip package module having inverted package stacked over die.
  79. Karnezos, Marcos, Multiple chip package module including die stacked over encapsulated package.
  80. Lin, Mou-Shiung; Peng, Bryan, Multiple chips bonded to packaging structure with low noise and multiple selectable functions.
  81. Bolken,Todd O.; Baerlocher,Cary J.; Corisis,David J.; Cobbley,Chad A., Packages for semiconductor die.
  82. Bolken,Todd O.; Baerlocher,Cary J.; Corisis,David J.; Cobbley,Chad A., Packages for semiconductor die.
  83. Strutz,Volker; Gebauer,Uta, Protective device for subassemblies and method for producing a protective device.
  84. Karnezos,Marcos; Shim,IL Kwon; Han,Byung Joon; Ramakrishna,Kambhampati; Chow,Seng Guan, Semiconductor assembly including chip scale package and second substrate with exposed surfaces on upper and lower sides.
  85. Lin, Mou-Shiung; Chou, Chiu-Ming, Semiconductor chip and method for fabricating the same.
  86. Moriguchi, Koji, Semiconductor device of surface-mounting type.
  87. Yamane,Tae, Semiconductor device which prevents light from entering therein.
  88. Cutter, John R., Semiconductor devices and their manufacture.
  89. Karnezos,Marcos, Semiconductor multi-package module having package stacked over ball grid array package and having wire bond interconnect between stacked packages.
  90. Karnezos, Marcos, Semiconductor multi-package module having package stacked over die-down flip chip ball grid array package and having wire bond interconnect between stacked packages.
  91. Karnezos,Marcos, Semiconductor multi-package module having package stacked over die-down flip chip ball grid array package and having wire bond interconnect between stacked packages.
  92. Karnezos,Marcos, Semiconductor multi-package module having wire bond interconnect between stacked packages.
  93. Karnezos, Marcos, Semiconductor multi-package module having wire bond interconnect between stacked packages and having electrical shield.
  94. Karnezos, Marcos, Semiconductor multi-package module including stacked-die package and having wire bond interconnect between stacked packages.
  95. Shivkumar, Bharat; Cheah, Chuan, Semiconductor multichip module package with improved thermal performance; reduced size and improved moisture resistance.
  96. Karnezos, Marcos; Carson, Flynn; Kim, Youngcheol, Semiconductor multipackage module including die and inverted land grid array package stacked over ball grid array package.
  97. Karnezos,Marcos; Carson,Flynn; Kim,Youngcheol, Semiconductor multipackage module including die and inverted land grid array package stacked over ball grid array package.
  98. Karnezos,Marcos; Carson,Flynn, Semiconductor package including second substrate and having exposed substrate surfaces on upper and lower sides.
  99. Standing, Martin, Semiconductor package including two semiconductor die disposed within a common clip.
  100. DiStefano,Thomas H.; Smith,John W.; Faraci,Tony, Semiconductor package with heat sink.
  101. Dangelmaier, Jochen; Theuss, Horst, Semiconductor sensor device with sensor chip and method for producing the same.
  102. Karnezos,Marcos; Shim,Il Kwon; Han,Byung Joon; Ramakrishna,Kambhampati; Chow,Seng Guan, Semiconductor stacked package assembly having exposed substrate surfaces on upper and lower sides.
  103. Vaiyapuri, Venkateshwaran, Semiconductor/printed circuit board assembly, and computer system.
  104. Honer, Kenneth Allen, Sequential fabrication of vertical conductive interconnects in capped chips.
  105. Carson, Flynn, Stacked integrated circuit package system and method of manufacture therefor.
  106. Kwon, Hyeog Chan; Karnezos, Marcos, Stacked semiconductor package having adhesive/spacer structure and insulation.
  107. Lee, Jin-Yuan; Huang, Ching-Cheng; Lin, Mou-Shiung, Structure and manufacturing method of chip scale package.
  108. Lee, Jin-Yuan; Huang, Ching-Cheng; Lin, Mou-Shiung, Structure and manufacturing method of chip scale package.
  109. Mok, Sammy; Chong, Fu Chiung, Systems for testing and packaging integrated circuits.
  110. Mok, Sammy; Chong, Fu Chiung; Milter, Roman, Systems for testing and packaging integrated circuits.
  111. Yang,Ching Hsu, Thermal enhance package with universal heat spreader.
  112. Efland, Taylor R., Thermally enhanced semiconductor chip having integrated bonds over active circuits.
  113. Efland, Taylor R., Thermally enhanced semiconductor chip having integrated bonds over active circuits.
  114. Brunnbauer, Markus; Pohl, Jens; Pressel, Klaus; Meyer, Thorsten; Sezi, Recai; Bradl, Stephan; Plieninger, Ralf, Workpiece with semiconductor chips and molding, semiconductor device and method for producing a workpiece with semiconductors chips.
  115. Brunnbauer, Markus; Meyer, Thorsten; Bradl, Stephan; Plieninger, Ralf; Pohl, Jens; Pressel, Klaus; Sezi, Recai, Workpiece with semiconductor chips, semiconductor device and method for producing a workpiece with semiconductor chips.
  116. Brunnbauer, Markus; Meyer, Thorsten; Bradl, Stephan; Plieninger, Ralf; Pohl, Jens; Pressel, Klaus; Sezi, Recai, Workpiece with semiconductor chips, semiconductor device and method for producing a workpiece with semiconductor chips.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로